josh 7f75c664f6 revert: "feat: 修改SPI时钟速率为50M",50M时钟速率过高,无法正常配置芯片 ...

This reverts commit 32bef37d3f.

2025-05-23 10:57:28 +08:00

board_file

add board files

2024-10-31 10:03:59 +08:00

cx9261a_demo_cmos_20240513

revert: "feat: 修改SPI时钟速率为50M",50M时钟速率过高,无法正常配置芯片

2025-05-23 10:57:28 +08:00

cx9261a_demo_cmos_20240829

feat: 新增工程,由20241025技术支持包中的coms工程upgrade得到,发端修改为演示验证QPSK

2025-05-23 10:57:24 +08:00

scripts @ eec2f030d8

update zc706_cx9261a_demo vitis project, add api to help debug

2024-10-31 12:03:03 +08:00

zc706_cx9261a_demo

fix: 修改spi时钟频率和时钟源,修改跳频控制时钟源,修改跳频逻辑

2025-05-23 10:57:27 +08:00

.gitattributes

add board files

2024-10-31 10:03:59 +08:00

.gitignore

add multirate qpsk transmitter, modify frequency hopping procedure

2024-11-02 01:00:01 +08:00

.gitmodules

initial commit for zc706_cx9261a_demo

2024-10-31 00:22:43 +08:00

S

Description

No description provided

3.5 GiB

Languages

VHDL 87.2%

Verilog 4%

SystemVerilog 3.3%

Coq 2.3%

C 1.4%

Other 1.7%