










spi线做等长

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Friday, October 18, 2019	Sheet 1 of 43



Title <Title>			
Size A2	Document Number <Doc>	Rev <Rev Code>	
Date:	Thursday, October 24, 2019	Sheet	2 of 43

Bank 12








Y25_IO_0_T2	Y25	>>>	DN_CMOS_EN
Y30_IO_L1P_T0_T2	Y30		
AA30_IO_L1N_T0_T2	AA30		
AB29_IO_L2P_T0_T2	AB29		
AB30_IO_L2N_T0_T2	AB30		
Y26_IO_L3P_T0_DQS_T2	Y26	>>>	BP_SPI_CLK
Y27_IO_L3N_T0_DQS_T2	Y27		
Y28_IO_L4P_T0_T2	Y28		
AA29_IO_L4N_T0_T2	AA29		
AA27_IO_L5P_T0_T2	AA27		
AA28_IO_L5N_T0_T2	AA28		
AB25_IO_L6P_T0_T2	AB25	>>>	BP_SPI_CS#
AB26_IO_L6N_T0_VREF_T2	AB26	>>>	BP_SPI_MISO
AC26_IO_L7P_T1_T2	AC26		
AD26_IO_L7N_T1_T2	AD26		
AD30_IO_L8P_T1_T2	AD30	>>>	DN_CMOS_D1
AE30_IO_L8N_T1_T2	AE30	>>>	BP_SPI_MOSI
AC29_IO_L9P_T1_DQS_T2	AC29		
AD29_IO_L9N_T1_DQS_T2	AD29		
AD25_IO_L10P_T1_T2	AD25	>>>	UP_CMOS_EN
AE26_IO_L10N_T1_T2	AE26		
AB27_IO_L11P_T1_SRCC_T2	AB27		
AC27_IO_L11N_T1_SRCC_T2	AC27		
AC28_IO_L12P_T1_MRCC_T2	AC28		
AD28_IO_L12N_T1_MRCC_T2	AD28	>>>	PCIE_EN#
AE28_IO_L13P_T2_MRCC_T2	AE28		
AF28_IO_L13N_T2_MRCC_T2	AF28	>>>	UP_CMOS_D3
AE27_IO_L14P_T2_SRCC_T2	AE27	>>>	DN_CMOS_D3
AF27_IO_L14N_T2_SRCC_T2	AF27	>>>	DN_CMOS_D4
AF29_IO_L15P_T2_DQS_T2	AF29	>>>	UP_CMOS_D2
AG29_IO_L15N_T2_DQS_T2	AG29	>>>	UP_CMOS_CLK
AF30_IO_L16P_T2_T2	AF30		
AG30_IO_L16N_T2_T2	AG30		
AG26_IO_L17P_T2_T2	AG26	>>>	UP_CMOS_D4
AG27_IO_L17N_T2_T2	AG27	>>>	DN_CMOS_CLK
AE25_IO_L18P_T2_T2	AE25	>>>	DN_CMOS_D2
AF25_IO_L18N_T2_T2	AF25	>>>	UP_CMOS_D1
AH28_IO_L19P_T3_T2	AH28		
AH29_IO_L19N_T3_VREF_T2	AH29		
AJ30_IO_L20P_T3_T2	AJ30		
AK30_IO_L20N_T3_T2	AK30		
AJ28_IO_L21P_T3_DQS_T2	AJ28	>>>	COM4_TX_FPGA
AJ29_IO_L21N_T3_DQS_T2	AJ29	>>>	COM4_RX_FPGA
AK27_IO_L22P_T3_T2	AK27	>>>	IPMB_SDA
AK28_IO_L22N_T3_T2	AK28	>>>	IPMB_SCL
AH26_IO_L23P_T3_T2	AH26		
AH27_IO_L23N_T3_T2	AH27		
AJ26_IO_L24P_T3_T2	AJ26	>>>	CPCL_RESETn
AK26_IO_L24N_T3_T2	AK26		
AA25_IO_25_T2	AA25		


Z7_7045

Title			
<Title>			
Size	Document Number		Rev
A3	<Doc>		<RevCod>
Date:	Wednesday, May 22, 2019	Sheet	3 of 43

Bank 13










Z7_7045

PCIe信号，需等长




Z7_7045





Z7_7045







Z7_7045












File			
<Title>			
Size A2	Document Number <Doc>		Rev <Rev Code>
Date:	Friday, October 18, 2019	Sheet	11 of 43


Bank 13




Z7_7045








Bank 109




Z7_7045

Bank 110




Z7_7045

Bank 111




Z7_7045


Bank 112









Z7_7045




Title		<Title>	
Size	A3	Document Number	<Doc>
Date	Wednesday, May 22, 2019	Sheet	15 of 43
















尽可能多的增加VCCPLL的线宽
尽可能减少VCCPLL的线长




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Wednesday, May 22, 2019	Sheet 16 of 43




尽可能多的增加VCCPLL的线宽
尽可能减少VCCPLL的线长






Title			<Title>
Size	Document Number		Rev
A3	<Doc>		<RevCode>
Date:	Wednesday, May 22, 2019	Sheet	19 of 43






















Place directly underneath the FPGA
as short as possible connection to VCCPAUX and GND







Place directly underneath the FPGA
as short as possible connection to VCCPAUX and GND











Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev Co>
Date:	Tuesday, May 21, 2019	Sheet	22 of 43













Title <Title>			
Size A2	Document Number <Doc>	Rev <Rev Code>	
Date	Wednesday, May 22, 2019	Sheet	26 of 43




D

D



B




B



A

A

File			
<Title>			
Size	Document Number		Rev
A2	<Doc>		<Rev Code>
Date:	Wednesday, May 22, 2019		Sheet 28 of 43



Title				<Title>			
Size	Document Number						Rev
A2	<Doc>						<Rev Code>
Date:	Wednesday, May 22, 2019			Sheet	30	of	43

D

D

C




C

B

B

A


A





共用时钟地址线两片DDR3，时钟数据地址控制线需等长


File	<Title>		
Size	A2	Document Number	<Doc>
Date	Tuesday, May 28, 2019		
Sheet	34	of	43
Rev	<RevCode>		









































DDR供电

