josh/vivado-202304
Archived
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rename duifei_basic to duifei_cmos_1t2r, add duifei_cmos_1t1r

Browse Source
This commit is contained in:
josh
2023-04-06 15:07:46 +08:00
parent 6acef7b40f
commit 53bd4d459d
1743 changed files with 4866477 additions and 114 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/duifei/duifei_cmos_1t1r/ipi-bds/system_bd/ui/bd_c6d0cb12.ui
+38
View File
@@ -0,0 +1,38 @@
{
"ExpandedHierarchyInLayout":"",
"guistr":"# # String gsaved with Nlview 7.0.19 2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
# -string -flagsOSRD
preplace port ddr -pg 1 -lvl 3 -x 730 -y 140 -defaultsOSRD
preplace port fixed_io -pg 1 -lvl 3 -x 730 -y 160 -defaultsOSRD
preplace port spi -pg 1 -lvl 3 -x 730 -y 590 -defaultsOSRD
preplace port ps_clk_200M -pg 1 -lvl 3 -x 730 -y 220 -defaultsOSRD
preplace port ps_clk_50M -pg 1 -lvl 3 -x 730 -y 200 -defaultsOSRD
preplace port spi_active -pg 1 -lvl 3 -x 730 -y 610 -defaultsOSRD
preplace portBus gpio_i -pg 1 -lvl 3 -x 730 -y 80 -defaultsOSRD -right
preplace portBus gpio_o -pg 1 -lvl 3 -x 730 -y 100 -defaultsOSRD
preplace portBus gpio_t -pg 1 -lvl 3 -x 730 -y 120 -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 1 -x 260 -y 580 -defaultsOSRD
preplace inst axi_spi_engine -pg 1 -lvl 2 -x 600 -y 610 -defaultsOSRD
preplace inst ps_system -pg 1 -lvl 1 -x 260 -y 150 -defaultsOSRD
preplace inst rst_ps_system_50M -pg 1 -lvl 1 -x 260 -y 380 -defaultsOSRD
preplace inst xlconcat_irpt -pg 1 -lvl 1 -x 260 -y 770 -defaultsOSRD
preplace netloc GPIO_I_0_1 1 1 2 N 80 N
preplace netloc axi_spi_engine_active_0 1 2 1 NJ 610
preplace netloc axi_spi_engine_spi_irq 1 0 3 40 860 NJ 860 710
preplace netloc ps_system_FCLK_CLK0 1 0 3 40 710 490 200 N
preplace netloc ps_system_FCLK_CLK1 1 1 2 N 220 NJ
preplace netloc ps_system_FCLK_RESET0_N 1 0 2 30 850 470J
preplace netloc ps_system_GPIO_O 1 1 2 N 100 NJ
preplace netloc ps_system_GPIO_T 1 1 2 N 120 NJ
preplace netloc rst_ps_system_50M_peripheral_aresetn 1 0 2 50 830 480J
preplace netloc xlconcat_irpt_dout 1 0 2 20 840 460J
preplace netloc axi_interconnect_M00_AXI 1 1 1 N 580
preplace netloc axi_spi_engine_spi_0 1 2 1 NJ 590
preplace netloc ps_system_DDR 1 1 2 N 140 NJ
preplace netloc ps_system_FIXED_IO 1 1 2 N 160 NJ
preplace netloc ps_system_M_AXI_GP0 1 0 2 60 700 460J
levelinfo -pg 1 0 260 600 730
pagesize -pg 1 -db -bbox -sgen 0 0 870 870
"
}