josh/vivado-202304
Archived
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

initial commit

Browse Source
This commit is contained in:
josh
2023-03-18 15:35:53 +08:00
commit 5965eba577
3222 changed files with 4025781 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
adi_library/intel/common/intel_mem_asym/.timestamp_intel
View File
adi_library/intel/common/intel_mem_asym/Makefile
+10
View File
@@ -0,0 +1,10 @@
####################################################################################
## Copyright 2018(c) Analog Devices, Inc.
## Auto-generated, do not modify!
####################################################################################
LIBRARY_NAME := intel_mem_asym
INTEL_DEPS += intel_mem_asym_hw.tcl
include ../../../scripts/library.mk
adi_library/intel/common/intel_mem_asym/intel_mem_asym_hw.tcl
+60
View File
@@ -0,0 +1,60 @@
package require qsys
source ../../../scripts/adi_env.tcl
source $ad_hdl_dir/library/scripts/adi_ip_intel.tcl
ad_ip_create intel_mem_asym {Intel Asymmetric Memory}
set_module_property COMPOSITION_CALLBACK p_intel_mem_asym
# parameters
ad_ip_parameter DEVICE_FAMILY STRING {Arria 10}
ad_ip_parameter A_ADDRESS_WIDTH INTEGER 8
ad_ip_parameter A_DATA_WIDTH INTEGER 512
ad_ip_parameter B_ADDRESS_WIDTH INTEGER 8
ad_ip_parameter B_DATA_WIDTH INTEGER 64
# compose
proc p_intel_mem_asym {} {
set m_addr_width_a [get_parameter_value "A_ADDRESS_WIDTH"]
set m_data_width_a [get_parameter_value "A_DATA_WIDTH"]
set m_addr_width_b [get_parameter_value "B_ADDRESS_WIDTH"]
set m_data_width_b [get_parameter_value "B_DATA_WIDTH"]
set m_size [expr ((2**$m_addr_width_a)*$m_data_width_a)]
if {$m_addr_width_a == 0} {
set m_size [expr ((2**$m_addr_width_b)*$m_data_width_b)]
}
add_instance intel_mem ram_2port 1.0
set_instance_parameter_value intel_mem {GUI_MODE} 0
set_instance_parameter_value intel_mem {GUI_MEM_IN_BITS} 1
set_instance_parameter_value intel_mem {GUI_MEMSIZE_BITS} $m_size
set_instance_parameter_value intel_mem {GUI_VAR_WIDTH} 1
set_instance_parameter_value intel_mem {GUI_QA_WIDTH} $m_data_width_a
set_instance_parameter_value intel_mem {GUI_DATAA_WIDTH} $m_data_width_a
set_instance_parameter_value intel_mem {GUI_QB_WIDTH} $m_data_width_b
set_instance_parameter_value intel_mem {GUI_READ_OUTPUT_QB} {false}
set_instance_parameter_value intel_mem {GUI_RAM_BLOCK_TYPE} {M20K}
set_instance_parameter_value intel_mem {GUI_CLOCK_TYPE} 1
add_interface mem_i_wrclock clock end
add_interface mem_i_wren conduit end
add_interface mem_i_wraddress conduit end
add_interface mem_i_datain conduit end
add_interface mem_i_rdclock clock end
add_interface mem_i_rdaddress conduit end
add_interface mem_o_dataout conduit end
set_interface_property mem_i_wrclock EXPORT_OF intel_mem.wrclock
set_interface_property mem_i_wren EXPORT_OF intel_mem.wren
set_interface_property mem_i_wraddress EXPORT_OF intel_mem.wraddress
set_interface_property mem_i_datain EXPORT_OF intel_mem.data
set_interface_property mem_i_rdclock EXPORT_OF intel_mem.rdclock
set_interface_property mem_i_rdaddress EXPORT_OF intel_mem.rdaddress
set_interface_property mem_o_dataout EXPORT_OF intel_mem.q
}