From 655bd60c2f9a2f26bb765deec906d506d9ac4bf6 Mon Sep 17 00:00:00 2001 From: Josh Gao Date: Tue, 21 Mar 2023 13:15:08 +0800 Subject: [PATCH] update gitignore and project recreation script --- .gitignore | 45 +- .../{ad9361_mapping => }/ad9361_mapping.tcl | 32 +- .../{multi_ch_cal => }/multi_ch_cal.tcl | 29 +- .../tx_qpsk/project/{tx_qpsk => }/tx_qpsk.tcl | 40 +- .../project/{dl814_dj => }/dl814_dj.tcl | 60 +- .../project/dl814_dj/dl814_dj.sdk/SDK.log | 6 + .../ip/ant_rf_interface/selectio_lvds_rx.xcix | Bin 41358 -> 0 bytes .../ip/ant_rf_interface/selectio_lvds_tx.xcix | Bin 42479 -> 0 bytes .../ip/selectio_lvds_rx/selectio_lvds_rx.v | 85 - .../ip/selectio_lvds_rx/selectio_lvds_rx.veo | 67 - .../selectio_lvds_rx_selectio_wiz.v | 115 - .../selectio_lvds_rx_sim_netlist.v | 168 -- .../selectio_lvds_rx_sim_netlist.vhdl | 121 - .../selectio_lvds_rx/selectio_lvds_rx_stub.v | 23 - .../selectio_lvds_rx_stub.vhdl | 31 - .../ip/selectio_lvds_tx/selectio_lvds_tx.v | 87 - .../ip/selectio_lvds_tx/selectio_lvds_tx.veo | 68 - .../selectio_lvds_tx_selectio_wiz.v | 130 - .../selectio_lvds_tx_sim_netlist.v | 227 -- .../selectio_lvds_tx_sim_netlist.vhdl | 193 -- .../selectio_lvds_tx/selectio_lvds_tx_stub.v | 24 - .../selectio_lvds_tx_stub.vhdl | 32 - .../sim_scripts/selectio_lvds_rx/README.txt | 83 - .../selectio_lvds_rx/activehdl/README.txt | 49 - .../selectio_lvds_rx/activehdl/compile.do | 23 - .../selectio_lvds_rx/activehdl/file_info.txt | 6 - .../selectio_lvds_rx/activehdl/glbl.v | 71 - .../activehdl/selectio_lvds_rx.sh | 153 - .../activehdl/selectio_lvds_rx.udo | 0 .../selectio_lvds_rx/activehdl/simulate.do | 17 - .../selectio_lvds_rx/activehdl/wave.do | 2 - .../selectio_lvds_rx/ies/README.txt | 48 - .../selectio_lvds_rx/ies/file_info.txt | 6 - .../sim_scripts/selectio_lvds_rx/ies/glbl.v | 71 - .../sim_scripts/selectio_lvds_rx/ies/run.f | 15 - .../selectio_lvds_rx/ies/selectio_lvds_rx.sh | 175 -- .../selectio_lvds_rx/modelsim/README.txt | 49 - .../selectio_lvds_rx/modelsim/compile.do | 15 - .../selectio_lvds_rx/modelsim/file_info.txt | 3 - .../selectio_lvds_rx/modelsim/glbl.v | 71 - .../selectio_lvds_rx/modelsim/modelsim.ini | 2590 ----------------- .../modelsim/selectio_lvds_rx.sh | 167 -- .../modelsim/selectio_lvds_rx.udo | 0 .../selectio_lvds_rx/modelsim/simulate.do | 16 - .../selectio_lvds_rx/modelsim/wave.do | 2 - .../selectio_lvds_rx/questa/README.txt | 49 - .../selectio_lvds_rx/questa/compile.do | 23 - .../selectio_lvds_rx/questa/elaborate.do | 1 - .../selectio_lvds_rx/questa/file_info.txt | 6 - .../selectio_lvds_rx/questa/glbl.v | 71 - .../questa/selectio_lvds_rx.sh | 174 -- .../questa/selectio_lvds_rx.udo | 0 .../selectio_lvds_rx/questa/simulate.do | 16 - .../selectio_lvds_rx/questa/wave.do | 2 - .../selectio_lvds_rx/riviera/README.txt | 49 - .../selectio_lvds_rx/riviera/compile.do | 23 - .../selectio_lvds_rx/riviera/file_info.txt | 6 - .../selectio_lvds_rx/riviera/glbl.v | 71 - .../riviera/selectio_lvds_rx.sh | 153 - .../riviera/selectio_lvds_rx.udo | 0 .../selectio_lvds_rx/riviera/simulate.do | 17 - .../selectio_lvds_rx/riviera/wave.do | 2 - .../selectio_lvds_rx/vcs/README.txt | 49 - .../selectio_lvds_rx/vcs/file_info.txt | 6 - .../sim_scripts/selectio_lvds_rx/vcs/glbl.v | 71 - .../selectio_lvds_rx/vcs/selectio_lvds_rx.sh | 230 -- .../selectio_lvds_rx/vcs/simulate.do | 2 - .../selectio_lvds_rx/xcelium/README.txt | 48 - .../selectio_lvds_rx/xcelium/file_info.txt | 6 - .../selectio_lvds_rx/xcelium/glbl.v | 71 - .../selectio_lvds_rx/xcelium/run.f | 15 - .../xcelium/selectio_lvds_rx.sh | 175 -- .../selectio_lvds_rx/xsim/README.txt | 49 - .../sim_scripts/selectio_lvds_rx/xsim/cmd.tcl | 12 - .../selectio_lvds_rx/xsim/elab.opt | 1 - .../selectio_lvds_rx/xsim/file_info.txt | 3 - .../sim_scripts/selectio_lvds_rx/xsim/glbl.v | 71 - .../selectio_lvds_rx/xsim/selectio_lvds_rx.sh | 212 -- .../selectio_lvds_rx/xsim/vlog.prj | 7 - .../selectio_lvds_rx/xsim/xsim.ini | 430 --- .../sim_scripts/selectio_lvds_tx/README.txt | 83 - .../selectio_lvds_tx/activehdl/README.txt | 49 - .../selectio_lvds_tx/activehdl/compile.do | 23 - .../selectio_lvds_tx/activehdl/file_info.txt | 6 - .../selectio_lvds_tx/activehdl/glbl.v | 71 - .../activehdl/selectio_lvds_tx.sh | 153 - .../activehdl/selectio_lvds_tx.udo | 0 .../selectio_lvds_tx/activehdl/simulate.do | 17 - .../selectio_lvds_tx/activehdl/wave.do | 2 - .../selectio_lvds_tx/ies/README.txt | 48 - .../selectio_lvds_tx/ies/file_info.txt | 6 - .../sim_scripts/selectio_lvds_tx/ies/glbl.v | 71 - .../sim_scripts/selectio_lvds_tx/ies/run.f | 15 - .../selectio_lvds_tx/ies/selectio_lvds_tx.sh | 175 -- .../selectio_lvds_tx/modelsim/README.txt | 49 - .../selectio_lvds_tx/modelsim/compile.do | 15 - .../selectio_lvds_tx/modelsim/file_info.txt | 3 - .../selectio_lvds_tx/modelsim/glbl.v | 71 - .../selectio_lvds_tx/modelsim/modelsim.ini | 2590 ----------------- .../modelsim/selectio_lvds_tx.sh | 167 -- .../modelsim/selectio_lvds_tx.udo | 0 .../selectio_lvds_tx/modelsim/simulate.do | 16 - .../selectio_lvds_tx/modelsim/wave.do | 2 - .../selectio_lvds_tx/questa/README.txt | 49 - .../selectio_lvds_tx/questa/compile.do | 23 - .../selectio_lvds_tx/questa/elaborate.do | 1 - .../selectio_lvds_tx/questa/file_info.txt | 6 - .../selectio_lvds_tx/questa/glbl.v | 71 - .../questa/selectio_lvds_tx.sh | 174 -- .../questa/selectio_lvds_tx.udo | 0 .../selectio_lvds_tx/questa/simulate.do | 16 - .../selectio_lvds_tx/questa/wave.do | 2 - .../selectio_lvds_tx/riviera/README.txt | 49 - .../selectio_lvds_tx/riviera/compile.do | 23 - .../selectio_lvds_tx/riviera/file_info.txt | 6 - .../selectio_lvds_tx/riviera/glbl.v | 71 - .../riviera/selectio_lvds_tx.sh | 153 - .../riviera/selectio_lvds_tx.udo | 0 .../selectio_lvds_tx/riviera/simulate.do | 17 - .../selectio_lvds_tx/riviera/wave.do | 2 - .../selectio_lvds_tx/vcs/README.txt | 49 - .../selectio_lvds_tx/vcs/file_info.txt | 6 - .../sim_scripts/selectio_lvds_tx/vcs/glbl.v | 71 - .../selectio_lvds_tx/vcs/selectio_lvds_tx.sh | 230 -- .../selectio_lvds_tx/vcs/simulate.do | 2 - .../selectio_lvds_tx/xcelium/README.txt | 48 - .../selectio_lvds_tx/xcelium/file_info.txt | 6 - .../selectio_lvds_tx/xcelium/glbl.v | 71 - .../selectio_lvds_tx/xcelium/run.f | 15 - .../xcelium/selectio_lvds_tx.sh | 175 -- .../selectio_lvds_tx/xsim/README.txt | 49 - .../sim_scripts/selectio_lvds_tx/xsim/cmd.tcl | 12 - .../selectio_lvds_tx/xsim/elab.opt | 1 - .../selectio_lvds_tx/xsim/file_info.txt | 3 - .../sim_scripts/selectio_lvds_tx/xsim/glbl.v | 71 - .../selectio_lvds_tx/xsim/selectio_lvds_tx.sh | 212 -- .../selectio_lvds_tx/xsim/vlog.prj | 7 - .../selectio_lvds_tx/xsim/xsim.ini | 430 --- .../wt/gui_handlers.wdf | 9 +- .../wt/java_command_handlers.wdf | 6 +- .../managed_ip_project.cache/wt/project.wpc | 2 +- .../wt/webtalk_pa.xml | 17 +- .../.Vivado_Synthesis.queue.rst | 0 .../.vivado.begin.rst | 5 - .../selectio_lvds_rx_synth_1/.vivado.end.rst | 0 .../selectio_lvds_rx_synth_1/ISEWrap.js | 270 -- .../selectio_lvds_rx_synth_1/ISEWrap.sh | 67 - .../__synthesis_is_complete__ | 0 .../selectio_lvds_rx_synth_1/dont_touch.xdc | 24 - .../selectio_lvds_rx_synth_1/gen_run.xml | 62 - .../selectio_lvds_rx_synth_1/htr.txt | 9 - .../selectio_lvds_rx_synth_1/project.wdf | 61 - .../selectio_lvds_rx_synth_1/rundef.js | 36 - .../selectio_lvds_rx_synth_1/runme.bat | 10 - .../selectio_lvds_rx_synth_1/runme.sh | 43 - .../selectio_lvds_rx.dcp | Bin 8801 -> 0 bytes .../selectio_lvds_rx.tcl | 156 - .../selectio_lvds_rx.vds | 289 -- .../selectio_lvds_rx_sim_netlist.v | 168 -- .../selectio_lvds_rx_sim_netlist.vhdl | 121 - .../selectio_lvds_rx_stub.v | 23 - .../selectio_lvds_rx_stub.vhdl | 31 - .../selectio_lvds_rx_utilization_synth.pb | Bin 291 -> 0 bytes .../selectio_lvds_rx_utilization_synth.rpt | 174 -- .../selectio_lvds_rx_synth_1/vivado.pb | Bin 32527 -> 0 bytes .../.Vivado_Synthesis.queue.rst | 0 .../.vivado.begin.rst | 5 - .../selectio_lvds_tx_synth_1/.vivado.end.rst | 0 .../selectio_lvds_tx_synth_1/ISEWrap.js | 270 -- .../selectio_lvds_tx_synth_1/ISEWrap.sh | 67 - .../__synthesis_is_complete__ | 0 .../selectio_lvds_tx_synth_1/dont_touch.xdc | 24 - .../selectio_lvds_tx_synth_1/gen_run.xml | 59 - .../selectio_lvds_tx_synth_1/htr.txt | 9 - .../selectio_lvds_tx_synth_1/project.wdf | 61 - .../selectio_lvds_tx_synth_1/rundef.js | 36 - .../selectio_lvds_tx_synth_1/runme.bat | 10 - .../selectio_lvds_tx_synth_1/runme.sh | 43 - .../selectio_lvds_tx.dcp | Bin 10242 -> 0 bytes .../selectio_lvds_tx.tcl | 156 - .../selectio_lvds_tx.vds | 305 -- .../selectio_lvds_tx_sim_netlist.v | 227 -- .../selectio_lvds_tx_sim_netlist.vhdl | 193 -- .../selectio_lvds_tx_stub.v | 24 - .../selectio_lvds_tx_stub.vhdl | 32 - .../selectio_lvds_tx_utilization_synth.pb | Bin 291 -> 0 bytes .../selectio_lvds_tx_utilization_synth.rpt | 176 -- .../selectio_lvds_tx_synth_1/vivado.pb | Bin 34716 -> 0 bytes .../managed_ip_project/managed_ip_project.xpr | 90 - .../{dl814_k7_cmos => }/dl814_k7_cmos.tcl | 286 +- .../dl814_k7_cmos/dl814_k7_cmos.sdk/SDK.log | 42 + 191 files changed, 304 insertions(+), 16483 deletions(-) rename modules/xc7k410tffg900-2/ad9361_mapping/project/{ad9361_mapping => }/ad9361_mapping.tcl (95%) rename modules/xc7k410tffg900-2/multi_ch_cal/project/{multi_ch_cal => }/multi_ch_cal.tcl (96%) rename modules/xc7k410tffg900-2/tx_qpsk/project/{tx_qpsk => }/tx_qpsk.tcl (95%) rename projects/datalink_814/dl814_dj/project/{dl814_dj => }/dl814_dj.tcl (93%) create mode 100644 projects/datalink_814/dl814_dj/project/dl814_dj/dl814_dj.sdk/SDK.log delete mode 100644 projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx.xcix delete mode 100644 projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx.xcix delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx.veo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_sim_netlist.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_sim_netlist.vhdl delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_stub.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_stub.vhdl delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx.veo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_sim_netlist.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_sim_netlist.vhdl delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_stub.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_stub.vhdl delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/compile.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/selectio_lvds_rx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/selectio_lvds_rx.udo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/wave.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/run.f delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/selectio_lvds_rx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/compile.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/modelsim.ini delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/selectio_lvds_rx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/selectio_lvds_rx.udo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/wave.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/compile.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/elaborate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/selectio_lvds_rx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/selectio_lvds_rx.udo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/wave.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/compile.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/selectio_lvds_rx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/selectio_lvds_rx.udo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/wave.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/selectio_lvds_rx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/run.f delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/selectio_lvds_rx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/cmd.tcl delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/elab.opt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/selectio_lvds_rx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/vlog.prj delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/xsim.ini delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/compile.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/selectio_lvds_tx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/selectio_lvds_tx.udo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/wave.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/run.f delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/selectio_lvds_tx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/compile.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/modelsim.ini delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/selectio_lvds_tx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/selectio_lvds_tx.udo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/wave.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/compile.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/elaborate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/selectio_lvds_tx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/selectio_lvds_tx.udo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/wave.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/compile.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/selectio_lvds_tx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/selectio_lvds_tx.udo delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/wave.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/selectio_lvds_tx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/simulate.do delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/run.f delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/selectio_lvds_tx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/README.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/cmd.tcl delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/elab.opt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/file_info.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/glbl.v delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/selectio_lvds_tx.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/vlog.prj delete mode 100644 projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/xsim.ini delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.Vivado_Synthesis.queue.rst delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.vivado.begin.rst delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.vivado.end.rst delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/ISEWrap.js delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/ISEWrap.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/__synthesis_is_complete__ delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/dont_touch.xdc delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/gen_run.xml delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/htr.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/project.wdf delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/rundef.js delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/runme.bat delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/runme.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.dcp delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.tcl delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.vds delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.v delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.vhdl delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.v delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.vhdl delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_utilization_synth.pb delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_utilization_synth.rpt delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/vivado.pb delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.Vivado_Synthesis.queue.rst delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.vivado.begin.rst delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.vivado.end.rst delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/ISEWrap.js delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/ISEWrap.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/__synthesis_is_complete__ delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/dont_touch.xdc delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/gen_run.xml delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/htr.txt delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/project.wdf delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/rundef.js delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/runme.bat delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/runme.sh delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx.dcp delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx.tcl delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx.vds delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_sim_netlist.v delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_sim_netlist.vhdl delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.v delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.vhdl delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_utilization_synth.pb delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_utilization_synth.rpt delete mode 100644 projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/vivado.pb rename projects/datalink_814/dl814_k7/project/{dl814_k7_cmos => }/dl814_k7_cmos.tcl (80%) create mode 100644 projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/SDK.log diff --git a/.gitignore b/.gitignore index 05474c80..1e91269c 100644 --- a/.gitignore +++ b/.gitignore @@ -3,14 +3,21 @@ ################################################################################ # everything -/* +* # exclude the directory structure !/adi_library/ +!/adi_library/**/* !/common/ +!/common/**/* +!/custom_ips/ +!/custom_ips/**/* !/modules/ +!/modules/**/* !/projects/ +!/projects/**/* !/template/ +!/template/**/* !/.gitignore !/README.md @@ -37,9 +44,11 @@ vivado_pid* ############################### Modules Specific ############################### ################################################################################ -# exclude project dir expect project tcl -/modules/*/*/project/*/* -!/modules/*/*/project/*/*.tcl +# exclude everything in project directory expect project tcl +# 1. exclude everything in the project directory +# 2. include project tcl +/modules/*/*/project/** +!/modules/*/*/project/*.tcl ################################################################################ ############################### Project Specific ############################### @@ -49,18 +58,33 @@ vivado_pid* # ------------------------------ Vivado Specific ------------------------------- # ------------------------------------------------------------------------------ -# exclude project dir except project tcl -/projects/*/*/project/*/* -!/projects/*/*/project/*/*.tcl +# exclude everything in project directory expect project tcl +# 1. exclude everything in the project directory +# 2. include project tcl +/projects/*/*/project/** +!/projects/*/*/project/*.tcl + +# include project subdirectory structure only +# 1. include project subdirectory +# 2. exclude everything in subdirectory +!/projects/*/*/project/*/ +/projects/*/*/project/*/** # include hardware manager projects and sources +# 1. include `.hw` directory +# 2. include everything in `.hw` directory !/projects/*/*/project/*/*.hw/ +!/projects/*/*/project/*/*.hw/** # include design run results +# 1. include `*.runs` directory +# 2. exclude everything in `.runs` directory +# 3. include `.impl_*` directory +# 4. include `*.bit` file in `.impl_*` directory +# 5. include `*.ltx` file in `.impl_*` directory !/projects/*/*/project/*/*.runs/ -/projects/*/*/project/*/*.runs/* +/projects/*/*/project/*/*.runs/** !/projects/*/*/project/*/*.runs/impl_*/ -/projects/*/*/project/*/*.runs/impl_*/* !/projects/*/*/project/*/*.runs/impl_*/*.bit !/projects/*/*/project/*/*.runs/impl_*/*.ltx @@ -68,8 +92,9 @@ vivado_pid* # -------------------------------- SDK Specific -------------------------------- # ------------------------------------------------------------------------------ -# include sdk dir except project tcl +# include sdk directory and everything in it !/projects/*/*/project/*/*.sdk/ +!/projects/*/*/project/*/*.sdk/** # exclude some obscure hidden SDK folders /projects/*/*/project/*/*.sdk/.metadata/ diff --git a/modules/xc7k410tffg900-2/ad9361_mapping/project/ad9361_mapping/ad9361_mapping.tcl b/modules/xc7k410tffg900-2/ad9361_mapping/project/ad9361_mapping.tcl similarity index 95% rename from modules/xc7k410tffg900-2/ad9361_mapping/project/ad9361_mapping/ad9361_mapping.tcl rename to modules/xc7k410tffg900-2/ad9361_mapping/project/ad9361_mapping.tcl index 417d56ab..024303dd 100644 --- a/modules/xc7k410tffg900-2/ad9361_mapping/project/ad9361_mapping/ad9361_mapping.tcl +++ b/modules/xc7k410tffg900-2/ad9361_mapping/project/ad9361_mapping.tcl @@ -3,7 +3,7 @@ # # ad9361_mapping.tcl: Tcl script for re-creating project 'ad9361_mapping' # -# Generated by Vivado on Sun Mar 19 23:43:33 +0800 2023 +# Generated by Vivado on Tue Mar 21 13:01:16 +0800 2023 # IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019 # # This file contains the Vivado Tcl commands for re-creating the project to the state* @@ -108,7 +108,7 @@ if { $::argc > 0 } { } # Set the directory path for the original project from where this script was exported -set orig_proj_dir "[file normalize "$origin_dir/"]" +set orig_proj_dir "[file normalize "$origin_dir/ad9361_mapping"]" # Create project create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7k410tffg900-2 @@ -161,18 +161,18 @@ if {[string equal [get_filesets -quiet sources_1] ""]} { # Set 'sources_1' fileset object set obj [get_filesets sources_1] set files [list \ - [file normalize "${origin_dir}/../../ip/ad9361_fifo/ad9361_fifo.xci"] \ - [file normalize "${origin_dir}/../../rtl/ad9361_rx_map_cmos_dual.v"] \ - [file normalize "${origin_dir}/../../rtl/ad9361_rx_map_cmos_single.v"] \ - [file normalize "${origin_dir}/../../rtl/ad9361_rx_map_lvds_dual.v"] \ - [file normalize "${origin_dir}/../../rtl/ad9361_tx_map_cmos_dual.v"] \ - [file normalize "${origin_dir}/../../rtl/ad9361_tx_map_cmos_single.v"] \ - [file normalize "${origin_dir}/../../rtl/ad9361_tx_map_lvds_dual.v"] \ + [file normalize "${origin_dir}/../ip/ad9361_fifo/ad9361_fifo.xci"] \ + [file normalize "${origin_dir}/../rtl/ad9361_rx_map_cmos_dual.v"] \ + [file normalize "${origin_dir}/../rtl/ad9361_rx_map_cmos_single.v"] \ + [file normalize "${origin_dir}/../rtl/ad9361_rx_map_lvds_dual.v"] \ + [file normalize "${origin_dir}/../rtl/ad9361_tx_map_cmos_dual.v"] \ + [file normalize "${origin_dir}/../rtl/ad9361_tx_map_cmos_single.v"] \ + [file normalize "${origin_dir}/../rtl/ad9361_tx_map_lvds_dual.v"] \ ] add_files -norecurse -fileset $obj $files # Set 'sources_1' fileset file properties for remote files -set file "$origin_dir/../../ip/ad9361_fifo/ad9361_fifo.xci" +set file "$origin_dir/../ip/ad9361_fifo/ad9361_fifo.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -212,12 +212,12 @@ if {[string equal [get_filesets -quiet sim_1] ""]} { # Set 'sim_1' fileset object set obj [get_filesets sim_1] set files [list \ - [file normalize "${origin_dir}/../../testbenches/tb_ad9361_rx_map_cmos_dual.v"] \ - [file normalize "${origin_dir}/../../testbenches/tb_ad9361_tx_map_cmos_dual.v"] \ - [file normalize "${origin_dir}/../../testbenches/tb_ad9361_tx_map_lvds_dual.v"] \ - [file normalize "${origin_dir}/../../testbenches/tb_ad9361_rx_map_lvds_dual.v"] \ - [file normalize "${origin_dir}/../../testbenches/tb_ad9361_tx_map_cmos_single.v"] \ - [file normalize "${origin_dir}/../../testbenches/tb_ad9361_rx_map_cmos_single.v"] \ + [file normalize "${origin_dir}/../testbenches/tb_ad9361_rx_map_cmos_dual.v"] \ + [file normalize "${origin_dir}/../testbenches/tb_ad9361_tx_map_cmos_dual.v"] \ + [file normalize "${origin_dir}/../testbenches/tb_ad9361_tx_map_lvds_dual.v"] \ + [file normalize "${origin_dir}/../testbenches/tb_ad9361_rx_map_lvds_dual.v"] \ + [file normalize "${origin_dir}/../testbenches/tb_ad9361_tx_map_cmos_single.v"] \ + [file normalize "${origin_dir}/../testbenches/tb_ad9361_rx_map_cmos_single.v"] \ ] add_files -norecurse -fileset $obj $files diff --git a/modules/xc7k410tffg900-2/multi_ch_cal/project/multi_ch_cal/multi_ch_cal.tcl b/modules/xc7k410tffg900-2/multi_ch_cal/project/multi_ch_cal.tcl similarity index 96% rename from modules/xc7k410tffg900-2/multi_ch_cal/project/multi_ch_cal/multi_ch_cal.tcl rename to modules/xc7k410tffg900-2/multi_ch_cal/project/multi_ch_cal.tcl index 2fc5b57e..6edd0956 100644 --- a/modules/xc7k410tffg900-2/multi_ch_cal/project/multi_ch_cal/multi_ch_cal.tcl +++ b/modules/xc7k410tffg900-2/multi_ch_cal/project/multi_ch_cal.tcl @@ -3,7 +3,7 @@ # # multi_ch_cal.tcl: Tcl script for re-creating project 'multi_ch_cal' # -# Generated by Vivado on Sun Mar 19 23:45:00 +0800 2023 +# Generated by Vivado on Tue Mar 21 13:00:50 +0800 2023 # IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019 # # This file contains the Vivado Tcl commands for re-creating the project to the state* @@ -27,11 +27,11 @@ # # 3. The following remote source files that were added to the original project:- # -# "D:/vivado-git/modules/xc7k410tffg900-2/multi_ch_cal/ip/atan2_16b/atan2_16b.xci" -# "D:/vivado-git/modules/xc7k410tffg900-2/multi_ch_cal/ip/rotate_16b/rotate_16b.xci" -# "D:/vivado-git/common/ApproxModuli_26bit.v" -# "D:/vivado-git/modules/xc7k410tffg900-2/multi_ch_cal/rtl/multi_ch_cal.v" -# "D:/vivado-git/modules/xc7k410tffg900-2/multi_ch_cal/testbenches/tb_multi_ch_cal.v" +# "d:/vivado-git/modules/xc7k410tffg900-2/multi_ch_cal/ip/atan2_16b/atan2_16b.xci" +# "d:/vivado-git/modules/xc7k410tffg900-2/multi_ch_cal/ip/rotate_16b/rotate_16b.xci" +# "d:/vivado-git/common/ApproxModuli_26bit.v" +# "d:/vivado-git/modules/xc7k410tffg900-2/multi_ch_cal/rtl/multi_ch_cal.v" +# "d:/vivado-git/modules/xc7k410tffg900-2/multi_ch_cal/testbenches/tb_multi_ch_cal.v" # #***************************************************************************************** @@ -100,7 +100,7 @@ if { $::argc > 0 } { } # Set the directory path for the original project from where this script was exported -set orig_proj_dir "[file normalize "$origin_dir/"]" +set orig_proj_dir "[file normalize "$origin_dir/multi_ch_cal"]" # Create project create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7k410tffg900-2 @@ -142,7 +142,6 @@ set_property -name "webtalk.modelsim_export_sim" -value "2" -objects $obj set_property -name "webtalk.questa_export_sim" -value "2" -objects $obj set_property -name "webtalk.riviera_export_sim" -value "2" -objects $obj set_property -name "webtalk.vcs_export_sim" -value "2" -objects $obj -set_property -name "webtalk.xcelium_export_sim" -value "2" -objects $obj set_property -name "webtalk.xsim_export_sim" -value "2" -objects $obj # Create 'sources_1' fileset (if not found) @@ -153,15 +152,15 @@ if {[string equal [get_filesets -quiet sources_1] ""]} { # Set 'sources_1' fileset object set obj [get_filesets sources_1] set files [list \ - [file normalize "${origin_dir}/../../ip/atan2_16b/atan2_16b.xci"] \ - [file normalize "${origin_dir}/../../ip/rotate_16b/rotate_16b.xci"] \ - [file normalize "${origin_dir}/../../../../../common/ApproxModuli_26bit.v"] \ - [file normalize "${origin_dir}/../../rtl/multi_ch_cal.v"] \ + [file normalize "${origin_dir}/../ip/atan2_16b/atan2_16b.xci"] \ + [file normalize "${origin_dir}/../ip/rotate_16b/rotate_16b.xci"] \ + [file normalize "${origin_dir}/../../../../common/ApproxModuli_26bit.v"] \ + [file normalize "${origin_dir}/../rtl/multi_ch_cal.v"] \ ] add_files -norecurse -fileset $obj $files # Set 'sources_1' fileset file properties for remote files -set file "$origin_dir/../../ip/atan2_16b/atan2_16b.xci" +set file "$origin_dir/../ip/atan2_16b/atan2_16b.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -170,7 +169,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/rotate_16b/rotate_16b.xci" +set file "$origin_dir/../ip/rotate_16b/rotate_16b.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -210,7 +209,7 @@ if {[string equal [get_filesets -quiet sim_1] ""]} { # Set 'sim_1' fileset object set obj [get_filesets sim_1] set files [list \ - [file normalize "${origin_dir}/../../testbenches/tb_multi_ch_cal.v"] \ + [file normalize "${origin_dir}/../testbenches/tb_multi_ch_cal.v"] \ ] add_files -norecurse -fileset $obj $files diff --git a/modules/xc7k410tffg900-2/tx_qpsk/project/tx_qpsk/tx_qpsk.tcl b/modules/xc7k410tffg900-2/tx_qpsk/project/tx_qpsk.tcl similarity index 95% rename from modules/xc7k410tffg900-2/tx_qpsk/project/tx_qpsk/tx_qpsk.tcl rename to modules/xc7k410tffg900-2/tx_qpsk/project/tx_qpsk.tcl index 32f62071..66005789 100644 --- a/modules/xc7k410tffg900-2/tx_qpsk/project/tx_qpsk/tx_qpsk.tcl +++ b/modules/xc7k410tffg900-2/tx_qpsk/project/tx_qpsk.tcl @@ -3,7 +3,7 @@ # # tx_qpsk.tcl: Tcl script for re-creating project 'tx_qpsk' # -# Generated by Vivado on Sun Mar 19 23:49:39 +0800 2023 +# Generated by Vivado on Tue Mar 21 13:00:21 +0800 2023 # IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019 # # This file contains the Vivado Tcl commands for re-creating the project to the state* @@ -27,14 +27,14 @@ # # 3. The following remote source files that were added to the original project:- # -# "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci" -# "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci" -# "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci" -# "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci" -# "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v" +# "d:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci" +# "d:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci" +# "d:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci" +# "d:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci" +# "d:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v" # "d:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/coe/sweep_freq.coe" # "d:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/coe/hrc_64_12_025.coe" -# "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/testbenches/tb_tx_qpsk.v" +# "d:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/testbenches/tb_tx_qpsk.v" # #***************************************************************************************** @@ -103,7 +103,7 @@ if { $::argc > 0 } { } # Set the directory path for the original project from where this script was exported -set orig_proj_dir "[file normalize "$origin_dir/"]" +set orig_proj_dir "[file normalize "$origin_dir/tx_qpsk"]" # Create project create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7k410tffg900-2 @@ -156,18 +156,18 @@ if {[string equal [get_filesets -quiet sources_1] ""]} { # Set 'sources_1' fileset object set obj [get_filesets sources_1] set files [list \ - [file normalize "${origin_dir}/../../ip/cmpy_18x8/cmpy_18x8.xci"] \ - [file normalize "${origin_dir}/../../ip/dds_32b_8b/dds_32b_8b.xci"] \ - [file normalize "${origin_dir}/../../ip/hop_rom/hop_rom.xci"] \ - [file normalize "${origin_dir}/../../ip/hrc_64_12_025/hrc_64_12_025.xci"] \ - [file normalize "${origin_dir}/../../rtl/tx_qpsk.v"] \ - [file normalize "${origin_dir}/../../ip/coe/sweep_freq.coe"] \ - [file normalize "${origin_dir}/../../ip/coe/hrc_64_12_025.coe"] \ + [file normalize "${origin_dir}/../ip/cmpy_18x8/cmpy_18x8.xci"] \ + [file normalize "${origin_dir}/../ip/dds_32b_8b/dds_32b_8b.xci"] \ + [file normalize "${origin_dir}/../ip/hop_rom/hop_rom.xci"] \ + [file normalize "${origin_dir}/../ip/hrc_64_12_025/hrc_64_12_025.xci"] \ + [file normalize "${origin_dir}/../rtl/tx_qpsk.v"] \ + [file normalize "${origin_dir}/../ip/coe/sweep_freq.coe"] \ + [file normalize "${origin_dir}/../ip/coe/hrc_64_12_025.coe"] \ ] add_files -norecurse -fileset $obj $files # Set 'sources_1' fileset file properties for remote files -set file "$origin_dir/../../ip/cmpy_18x8/cmpy_18x8.xci" +set file "$origin_dir/../ip/cmpy_18x8/cmpy_18x8.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -176,7 +176,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/dds_32b_8b/dds_32b_8b.xci" +set file "$origin_dir/../ip/dds_32b_8b/dds_32b_8b.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -185,7 +185,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/hop_rom/hop_rom.xci" +set file "$origin_dir/../ip/hop_rom/hop_rom.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -194,7 +194,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/hrc_64_12_025/hrc_64_12_025.xci" +set file "$origin_dir/../ip/hrc_64_12_025/hrc_64_12_025.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -234,7 +234,7 @@ if {[string equal [get_filesets -quiet sim_1] ""]} { # Set 'sim_1' fileset object set obj [get_filesets sim_1] set files [list \ - [file normalize "${origin_dir}/../../testbenches/tb_tx_qpsk.v"] \ + [file normalize "${origin_dir}/../testbenches/tb_tx_qpsk.v"] \ ] add_files -norecurse -fileset $obj $files diff --git a/projects/datalink_814/dl814_dj/project/dl814_dj/dl814_dj.tcl b/projects/datalink_814/dl814_dj/project/dl814_dj.tcl similarity index 93% rename from projects/datalink_814/dl814_dj/project/dl814_dj/dl814_dj.tcl rename to projects/datalink_814/dl814_dj/project/dl814_dj.tcl index e46a9bd2..a1113565 100644 --- a/projects/datalink_814/dl814_dj/project/dl814_dj/dl814_dj.tcl +++ b/projects/datalink_814/dl814_dj/project/dl814_dj.tcl @@ -3,7 +3,7 @@ # # dl814_dj.tcl: Tcl script for re-creating project 'dl814_dj' # -# Generated by Vivado on Sun Mar 19 20:10:54 +0800 2023 +# Generated by Vivado on Tue Mar 21 11:20:46 +0800 2023 # IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019 # # This file contains the Vivado Tcl commands for re-creating the project to the state* @@ -112,7 +112,7 @@ if { $::argc > 0 } { } # Set the directory path for the original project from where this script was exported -set orig_proj_dir "[file normalize "$origin_dir/"]" +set orig_proj_dir "[file normalize "$origin_dir/dl814_dj"]" # Create project create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z100ffg900-2 @@ -165,27 +165,27 @@ if {[string equal [get_filesets -quiet sources_1] ""]} { # Set 'sources_1' fileset object set obj [get_filesets sources_1] set files [list \ - [file normalize "${origin_dir}/../../ip/vio_rf_control/vio_rf_control.xci"] \ - [file normalize "${origin_dir}/../../ip/vio_manual_ctrl/vio_manual_ctrl.xci"] \ - [file normalize "${origin_dir}/../../ip/ila_ctrl_signal/ila_ctrl_signal.xci"] \ - [file normalize "${origin_dir}/../../ip/ila_tx_rx/ila_tx_rx.xci"] \ - [file normalize "${origin_dir}/../../ip/cmpy_18x8/cmpy_18x8.xci"] \ - [file normalize "${origin_dir}/../../ip/dds_32b_8b/dds_32b_8b.xci"] \ - [file normalize "${origin_dir}/../../ip/hop_rom/hop_rom.xci"] \ - [file normalize "${origin_dir}/../../ip/hrc_64_12_025/hrc_64_12_025.xci"] \ - [file normalize "${origin_dir}/../../ipi-bds/system_bd/system_bd.bd"] \ - [file normalize "${origin_dir}/../../ip/sig_clk_gen/sig_clk_gen.xci"] \ - [file normalize "${origin_dir}/../../rtl/rf_control.v"] \ - [file normalize "${origin_dir}/../../ipi-bds/system_bd/hdl/system_bd_wrapper.v"] \ - [file normalize "${origin_dir}/../../rtl/tx_qpsk.v"] \ - [file normalize "${origin_dir}/../../rtl/system_top.v"] \ - [file normalize "${origin_dir}/../../ip/coe/hrc_64_12_025.coe"] \ - [file normalize "${origin_dir}/../../ip/coe/sweep_freq.coe"] \ + [file normalize "${origin_dir}/../ip/vio_rf_control/vio_rf_control.xci"] \ + [file normalize "${origin_dir}/../ip/vio_manual_ctrl/vio_manual_ctrl.xci"] \ + [file normalize "${origin_dir}/../ip/ila_ctrl_signal/ila_ctrl_signal.xci"] \ + [file normalize "${origin_dir}/../ip/ila_tx_rx/ila_tx_rx.xci"] \ + [file normalize "${origin_dir}/../ip/cmpy_18x8/cmpy_18x8.xci"] \ + [file normalize "${origin_dir}/../ip/dds_32b_8b/dds_32b_8b.xci"] \ + [file normalize "${origin_dir}/../ip/hop_rom/hop_rom.xci"] \ + [file normalize "${origin_dir}/../ip/hrc_64_12_025/hrc_64_12_025.xci"] \ + [file normalize "${origin_dir}/../ipi-bds/system_bd/system_bd.bd"] \ + [file normalize "${origin_dir}/../ip/sig_clk_gen/sig_clk_gen.xci"] \ + [file normalize "${origin_dir}/../rtl/rf_control.v"] \ + [file normalize "${origin_dir}/../ipi-bds/system_bd/hdl/system_bd_wrapper.v"] \ + [file normalize "${origin_dir}/../rtl/tx_qpsk.v"] \ + [file normalize "${origin_dir}/../rtl/system_top.v"] \ + [file normalize "${origin_dir}/../ip/coe/hrc_64_12_025.coe"] \ + [file normalize "${origin_dir}/../ip/coe/sweep_freq.coe"] \ ] add_files -norecurse -fileset $obj $files # Set 'sources_1' fileset file properties for remote files -set file "$origin_dir/../../ip/vio_rf_control/vio_rf_control.xci" +set file "$origin_dir/../ip/vio_rf_control/vio_rf_control.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -194,7 +194,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/vio_manual_ctrl/vio_manual_ctrl.xci" +set file "$origin_dir/../ip/vio_manual_ctrl/vio_manual_ctrl.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -203,7 +203,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ila_ctrl_signal/ila_ctrl_signal.xci" +set file "$origin_dir/../ip/ila_ctrl_signal/ila_ctrl_signal.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -212,7 +212,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ila_tx_rx/ila_tx_rx.xci" +set file "$origin_dir/../ip/ila_tx_rx/ila_tx_rx.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -221,7 +221,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/cmpy_18x8/cmpy_18x8.xci" +set file "$origin_dir/../ip/cmpy_18x8/cmpy_18x8.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -230,7 +230,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/dds_32b_8b/dds_32b_8b.xci" +set file "$origin_dir/../ip/dds_32b_8b/dds_32b_8b.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -239,7 +239,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/hop_rom/hop_rom.xci" +set file "$origin_dir/../ip/hop_rom/hop_rom.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -248,7 +248,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/hrc_64_12_025/hrc_64_12_025.xci" +set file "$origin_dir/../ip/hrc_64_12_025/hrc_64_12_025.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -257,12 +257,12 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ipi-bds/system_bd/system_bd.bd" +set file "$origin_dir/../ipi-bds/system_bd/system_bd.bd" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "registered_with_manager" -value "1" -objects $file_obj -set file "$origin_dir/../../ip/sig_clk_gen/sig_clk_gen.xci" +set file "$origin_dir/../ip/sig_clk_gen/sig_clk_gen.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -288,9 +288,9 @@ if {[string equal [get_filesets -quiet constrs_1] ""]} { set obj [get_filesets constrs_1] # Add/Import constrs file and set constrs file properties -set file "[file normalize "$origin_dir/../../constraints/z7100_ad9528_ad9371.xdc"]" +set file "[file normalize "$origin_dir/../constraints/z7100_ad9528_ad9371.xdc"]" set file_added [add_files -norecurse -fileset $obj [list $file]] -set file "$origin_dir/../../constraints/z7100_ad9528_ad9371.xdc" +set file "$origin_dir/../constraints/z7100_ad9528_ad9371.xdc" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]] set_property -name "file_type" -value "XDC" -objects $file_obj diff --git a/projects/datalink_814/dl814_dj/project/dl814_dj/dl814_dj.sdk/SDK.log b/projects/datalink_814/dl814_dj/project/dl814_dj/dl814_dj.sdk/SDK.log new file mode 100644 index 00000000..edf73d06 --- /dev/null +++ b/projects/datalink_814/dl814_dj/project/dl814_dj/dl814_dj.sdk/SDK.log @@ -0,0 +1,6 @@ +19:17:26 INFO : Registering command handlers for SDK TCF services +19:17:26 INFO : Launching XSCT server: xsct.bat -interactive D:\vivado-git\projects\datalink_814\dl814_dj\project\dl814_dj\dl814_dj.sdk\temp_xsdb_launch_script.tcl +19:17:28 INFO : XSCT server has started successfully. +19:17:28 INFO : Successfully done setting XSCT server connection channel +19:17:28 INFO : Successfully done setting SDK workspace +19:17:28 INFO : Processing command line option -hwspec D:/vivado-git/projects/datalink_814/dl814_dj/project/dl814_dj/dl814_dj.sdk/system_top.hdf. diff --git a/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx.xcix b/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx.xcix deleted file mode 100644 index 72d5fef8755fce713c729ca3cf36907e0827453c..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 41358 zcmb4~V~{Sj<}N%`$vAi@{7p* zyw6^1rGhjt2nqlg00aP5Aem~3nn{Ek002Pw&jJHL0WdbE^RTr61VH$?|L3c@v3`6; zkwTi5YIb_AS(Ry-SwTr+MtW9$Vp_Ug6$;jIsa2t={jkY#mR`zrc8*$ddRm%R=~i}n zk{&A963FUqW?C4r;ZR8d;KFfgTC$Z|Zbnj;Zeluqj#8R3j=pMM9DTl8Vzy-gd;?Hz z4%Be?s`(HIK;b{1)+pIoZ6%m%h!O$-z)~Fmfb{2SolR{_ja@A5^=;ftob{bN=>Pi< zbRNc*|LV`o=tw(nu_5&RQTOnOH#uG)!OO3Va(GCmNPM}P{cPIZ$^U*G9vahsSF-ExXpIzn!nX>( z$v>!eY1Xz+{I#`j?K|_w^9t`F@|dyDPt!mCqLOo;lpQgf|>F zcv-7Yc4^KneOPbO$Hh%;z(08OYHf2rmHQY8i6U=poI3jOYWrI9%OYQ?xNqNVaB;)l zdO4eOdCE{bY{It=hU(ocShbRQ)3(K^xUfqdJxfE~V~6^L`}+Oxd1oiUX{jH$`D@Cf zPgc$8&7n8(qFkzpjS9KJTbMLxESgxB-F#KfR_(1qVLUT+TeZJ(B40E0aqOu6T+vkj z#v8bLR|Gz-LBj5Ot@&mugYHmU;g?HWPdqg3X_f`P)`8YovR4J2W45ongU z*L6x-Yuq&{&IH{xA;JAiQY01KGo(QhC(;0ii#^QmxJ^EuuaF?tGmMmm@Zvku%m+U?%`>nc72?u%8YnDnwiWw2cCI zLzL*cZ*X7;%rFh2MTS~!?9XF@Pp`B|SSy$z{25W8mRBOyLs8TTFJ)Vqd1;D4 zaF4zwo0U55~w9Z9@jGvA>K5u}MHWvPI4U-ouO< z(Beyv;OPf-F(HBS!3p38Y|*+B!1tI@P;`ld<0U>01zG~#qAE%i_?&U=4`}N?=n8r2 z%-zBF`hfi*%B>r%Z+RrroSX~Z39b(u#)0)i8&q}Dr4JgR{bhU&H{|~OQi!Hk#aMPq z38xyH7gmdJw23+7sRx}P#AJp~O30V&ip}REpa^_F+AhA&i5ypUAzj_q+C$KB9I>Ft zXp+VgBufB25HY=hh#qQ^kdIp*kqAqHFWnRbt2j!Fo%9*Y?oc^Nz!~JlDQ}GzeuE={ zpY#E&7Q)e5kCY!V9q8XfQTY^@hd9S@um>MhAwCy;EKf}%LLbilBcS36+1pkuC>Raq zPH_uO!-Zy&x_k&1rnoiUT4-<@i7W+b2Yv#uSdJq@ED$@+QLhE8juX^)b&lP zihFtWfxUyfYf6iprZr;`MpqNvKBL?wiVgc$n*=*@$rU7{^{4Nk%Du*-Q={{_l&%Cn-3>*nBzRtOAc9^Q*+p*?|g{tJ+>s1JIxNRq7?g2 z#N`h`wz?cp$ICziBx@?@@ruHW$JN>K-j_*M(iU&Gm^bdg9?q)u!0RUo8+2GV;274pHQFIk4K7KmrBN zSr{|SoQ3c{;e4{D9UdXv#boZRk>Pxj3NJ#rLYz-|h~|KYbVJXMW6iMa=k#DuLGj5T zKkXh5z?k1Z9-y<(SoGg-A9nUUwmez2wEGe`^dsJ7>>E4YmVN)A`JNM&4<|yue3lKw zdI|o)hdf^-K4H{QBLFVDjWoKw9~GQgizgRo0@LyO)t_M^h1Xoaqfco$072;!J`vfq z`quT~)NiIU@CAJ`&d?F^ZodM2!T&6{SYDcg7Ycp7=W4>&{r&RyJY=6Pd6ooeu%lzs za3e^b>sv=I-vaU|=-sMsQZBY&4_Tj~11{CulY9^5IVymAsVZgn;;FjKTy&}xk0pNV zN%tb6bxp8QL9j@FKL`@~*rC(wa?_pdSiNo-&*e+Dn$BCs=a%9&HVZO(SyXrtZdch{ zU+ra@3a1H?Be)W~(a|mNbA(ScUxS5co(|a5DBS_b%sk=miN|dv`za|O_`wI8U68S9-)g6xNKMrC?v>5VL(L$!h<86aa`&Isi z3rdNl(W+Oen(8Cxt+9^cBfzz}M!d_jQf_ahiB6ZnRvQ?#*K5wFK%V`PYp%gQnJlUq zfWJFvW-$^n%HK@|Co2YufJ{Zqqz~+buJzi!qJ`u?<}ht$8mxn{bX8y2rCY@x*cxU4 zR}Oo9%QrRnzES2?;2+{TpR4-;|I0s&fBeJcPgnjKC;)&a^uOyLZl?DC%0FDybnQ1K zP<;QW>l{Op2yN|@+vejOu%tyq+ANW2)y^BhGh8tY&&Cjbe(<`($Tg`Z5{-LYzi|HX zy4?qcy+D+``Z`)R!#<6V$Nw&}_VImB&P!1{F_p=zBu}xBy^A6z?{xv+kO5=(({EMH zQ=6KmqKzEFl;>ZgN-V1&l*|BomAk`D8tg!>WM;b~2Vx4Fz4i2=;DZZih-iXqB3x@( zQan+m$R-CU3|mbKQnnoGl92QR9~#v zw<>hC9!_oy47pg9HaevtVQlK&<2bZe7^yc`3z>$HtB~zdv5njVTCPT$9@uiE7SLVVYVBI04}>LO z;Ykh@u8%8m{YEiD!_xD5*c{6bOVKqyjgpr{Rm)_erle%=+fG@kk932kGqcnsH6{s~=AF0tnlf|dlumQH%4zz~W6Dg^XXNz~QLks2wDCUNOCPyt;*n}vn$2u``NJn$ zb(1ID#p79{g!Jb)9-g_T7k8PbplPZ~w3QyuAxHi!TD#^~YOFmP>hVLA*@m!MX}ikI zu1EPBu3_4eH;A-df&%D+Po93WY1%HTLlR$!C#vwascKw@OSpsNmrT5*qUq8I4dtn$ zBG2s9;}od-r(SU79xbOLa|M+Ik(vL$XJu}+cWu*4tEf-7CN~# zNmv*rno*LRdz`N5Q0oBnS4#mnh6IeH7%hBQ@6)(l65q(*6yU`f9O0tN*8#~--kQMo z3p7mm{=^tWo^STvX+bY<%{#ZP>^sA(QP4)yHX7A?V=awsoK!oVhaLMZe-@3Sf4>a3 zU$APd251=|gjB6yh^&!JhfL{mZV8>OXK)5irUvssjt@s131TT(-`n_!cA%p2X+QY z@U;PXV1v$#CIRAUgj-{`$8kx(+N&#v4=J$f%W?fZ4*RHH2q~+DPkVvkTE3p=DhTNb z%?oJY-@w*>B61jHj7J#x#z)FHzX^&B{IdejkX|F0WiikxSfkqmPv4lc-EzuK4zXGY z9Y$D)>Nfs{0>Tx1%i4(7x8kcNw1J-=eR<)Va%L073e?$O6Wme|E~>d8DJmf}49z6Ia3p^keewB#4RTx+^YR~ zJ&?I8h4EV8x!uOfF@<|N4W!m#RQQXfZAd`T6YMq|oRtF1X|z(Trr*l!F=V6J1^}rh z*YB5JV>a$aF<}{L!VuhTTOg-izu&2torjifL_G*&FU{D{a9B)AxzzP@jCT+s!2o=^ zD$>g?Q0YC8%+%a%mNxMM)_sz`Yl`l<@L~FOsDoRj(S#(7MFeqHLknH1W?k+M?MnyK z=dlS3*)J8d_|LDe$G1a%#rR#!UT4(HrbEA*D*iK_4Ytqo>V9P3m3ML=nC|*^NEh<) z&-VP^c!ov5KK;>CbPi}Yg~Bu&h8}N>UbRn7EEv9oc^FT=`egwQ?EF%Lcf0V_-7FZN z;QyQ-UcW`~<$vf77@9LP#|PvLW<-sKc)A|$Bx7GwV zN&8xSF80#Y){4{1@^TbEyay?D^K-RsfW3RTK2hr)>^{*y7PK(Y3s1`O7KvC#sq=82 zm2!`pfv|j4)!rwDSy=}uj6Mu&u`Ys;vOq4)|K8|TW`b}hFx17lpam?HNthMksadP9V_poSrF(##0c`IWSY8YzPSE1{_It4gD z{8lsMCbA(-`x4+qP+UF-HM+kCI3ctSmI7X=`XE))V}A$s9N$)os+?CfwBL8%SE1WY z{Dzd^EY!h`n&IV2(zr_u)wqbHL9)lr)!$cePDjn$C0|uDo-8RTIk-EDN$OAbM$(yS z@<>QYNzbpqgbVz}S$|EDDRauEDO2S%KK7U(e}4wNV=C(QAW@z&gmvvJ7e$n*=BWlW zlfJa!lB51+1Lg3{K;MJ}|Mu4>$^4LT28yb>L`$Xl0C8-|r3vHDlKjAL8mg>Ws;r|I z&(zq;EMN0%v-S|IGWP;0yFEG3M;EqU5QhBUXbg!v=1Wva+b1h1H7?LiChrmtB^CEB zjFM1U^igj$(|$LkZeMprbIfnG0r#44)R9dNL}#C#)ZT@nGu(>cO>oB!h7e|^Ry%By zHsj;5YS@-moJY{PX@t3Y6%0lTh;Fb5TVlhZhoFW08u}%*FEG}>?2&qm7Zd}Q!j40-ekEWV)CS=%j&7c4p3P!4haKh(gT2`;}4&xwYfS{AWFD7UW%k=ur)LlsA z8GHXDRVtnns{?%|G(1H%p73o!H>HPSEZ|O!R7_?fL3i*}m31jUgzt^WKL(T0EP_}v z6_~;wmq^?|6nZs}iYzYzDsp0~tV`6fho8GU!z?jA@T_#8OEpjRYPdZeue4-P@JPn> zcHbGX;X)PTQV|tl4Ao14&B%-RjF}STYgg|V+dp`hr)zxJaVitRWrSCWmGOKNxKn6W zfUssBa@?8*a~8_Ig_&$?OC1PmG}olOu48X<4rHB_>~ivBx2?Um?_dtK{t+q;1K=UR zHtajQ8W7ru1U+iTW>P62$c>3aHicAY9YI(erhRSK7_goxc$vJkpl!4>f}GYFX*=<~ zU6fkC&2oVA0wzh{#ir|%om%`@=C`6+>CD=_lmf!nEB9<4y$Ff03E!-rqlLYpR zT=RMIHZTQiVf>Kk(%~Ju)PO6W@KuB$J?~L$q}F@HMmNsG!cpnEb4N#IqD33rj~GY> z8W38B(vRh*>3W{K+vlL#JIAD9FQ1L${5vCxIpyof8K>oe`KT`a6x3Z472{PT`9@OY zJkOp3_aSj)cFr`ZB~ep_LkG0t!Gjwgb9**9Be23}CTU-T(#17U88wsm+kWw16Yd_# zR@(dvIM|zPuOr3{g?GlFwa@(|xd0^*sZ+?&L(gx|>gnqfQ_A2L1CZr(O)N|BcjGBh*-CKcohN`gcwL zf1q@!ny&mI$A6gqAhbkj&_;Q#FO($)QEH3S67IZ}YG>q9mg80370Ua~iw?PI*v3w| zs6@*0AHO{3oMvdN)U^BwY1)f|ODTM;ekc3G_AdYj>j40wLXCYc^F!#dXhv}$p-h6@NDqlyYuiO z@;9PfvNvP3JT8lr`c?(*QEw);1cF*C%bplo7PaSib~y|mOO6AEL<7i3NLk77G+sgt z2df=N;0lSpss>!;XSFHb0=#jJvuYs+6pw+1`8L7H;Q1;~`I?@aTi649TXAbS&rPWI zkGvPzt1jG$_JB;}&7I1D$~AGM58f^WYudmO0KTQ;D^ykZ4Wi<)lF3P)Ogak6w|+^n zi5p2i+3PaQTyp41^gk&m$OQc-E5M{nlsn{8maQ0f#$J=CZ z&fclzE)(E28;T53&P9I6aDXZa#*$I(B0MBio@2hqtu4T#<~y-Z0wPzRl#Fli1I*r- z!lsFPCwNWi$e8p?XEMt+CZhy)JfKb=Y>^0`QL! z>$BD#uL?{nz{F50Zw&O~(*UapU7dAvU@_1Hwb0^xO$b2NN#v0bt`g1g`ry-DBlnEG zcTw`NZnz@02YyI$d^l}d`yuoZDWVt)cm)QwrDuag``D^V|KvX5kM{@Pm5_=gkSR-@ z6!>L{hyt*NjL>A&!JSS{jCYB7wKC%Lzp!=~F7vLhLzQNp>b3Cpdbs1_gvNp_VVB^S z?>Ar^XJ8_ZAke9D8MqPMGs6KtELWwj^=;h@n$1p{4<}-I24FMca~>~%cMeY~(GD!| z%vq9SzsB(8Vke$i(S`~SWqHG6+*5h)I3FJ|WpU9&Fjr$KibI_*aw}K&@Zc<<{ zUn3+0?6kGr{e#blmprZ(P`HOSi`g{toB8^&lvh3tKFJ0gJ8;6l%;VY`;74zjJpS~z^l*z2&nR!8I6tP(nv${OqN47Y$r`D9AiCU!tLDKb;W304 zPP!jFrwfNhyEF0)Cr0%`B<}=}(;TF_sc^5M@0sMlz?FS?rW+MPm(S6AEBq!`evKj6~L z>vN3%7uY{*wo9xzx6V(Ss2>RcfZ^ZL?EmZ=xm$YCx&15Ku2tW4-W)~q`%}*`>`U=z zWJC_{p0&+4POz3WxFb4!ukc^@B=jCnIT`ia0 z-h$NmF0W-=)XJoD{3TPb;*Y4eLxMlt3ogX-B46y}j^f1A==|2jMgA$2zuoTz^USFO zPXWP1xQQv}CZepAd7&#&HWSw`bo-JvI7(XRg^wen)Lz5(BC6gBAV>wAfBv%s6 z8mU%U1ogr5_gaRZ%jOnec@K*~TcE7=_SQfDcP-zUnkHV9T^|&NnEa zOC1VllNBD$Q?`3Ygjh1Y+r4mGyv$|Gym8vCd6kqfq)AgMC|VmLP0H;%EmBZCv{frz zEM=q~WG7^(OzR-l;-jVm7KAhoiDt~C@0=)HmsZ*QLtcpt@eFSi*bQ`tE_tWS*1FPF z)VzVg#u^LDTsGK)8tu6`Cv96v9&D8SgeNsDw>}=FrY*umlg#KYxSLA%rSjL`@jhO+ zM*J{6k|KKJ{iA%I_`L=PJ90kfUWlNI={;u|s{EjLyq?LBJDv}cIIyodeBj9j@0r(s z=lgw&${HBJJLUB-yp}j_iPg-{7HqiS4h+~r+rHlzABlY+@$kq4`SIpyN+_NWJb9q= z9e8kMPYw;C=A$G_+IYG2y)jZ+@U1}PZm(tvjMos@1G z5LwSJAu32%Rj61*GXX!+M6=X0X;xJtTfrDY90ZFB-+^&2CVQz zT2*ZdxjCS_?(!r-NwGP)L)F~}2G4UP06nYC$n*P$F?lTS`m4%rz41)wzRO7@thziLGaI~tLfR-AW z=0KRzp&nBL@ZL$DiwHW2bW5|_MkiJO?v1KOill>X`W=-OSPcmQWOg~0$Oc&=Hzb>Q z%dlcKAKW($;})gXl|E6PnNVwSVTEQyCbARWASN^1Uj{T7*PwdxQopvNc+?vI^=t zcOt2GZC(M`Jx>jtNMx=DlVax7RK{;c&}OkuA``Gd0BuIWTqd&z0aI16phpHxr6|&c zwlzDUq2FYIjiqTYH%?6*rd7svQ>`#*4nr0Rh+VEFeuqLfOTs8<91|!9{tlpIPRxKs zAVXfE2sXAYMDk5bGQZOA z%m$E`?r-2!NrONJrGOsM8U12-C>`k<>g61e!KG4YAaR7mUBWj4utLBCx;n((2T#QC zaj1;(>11!og<%*QaGmYC7yif)Z`Acf`Djd^5j4o#jgsM$*;gCe4In)heRUntm`m*D z_=L-^v(9P9XhFlqYDPxezOAD-zPk{c+i$6P%iyctoVyEaM}akf-eFYb~VO`Sq z(%jHzHG}Wd-_n)zkvb+3{hFKV?3cCv4G#1sjhcd<_5HMo{ghP0 zLHgB+(i}?kS)8erX9SH8$%lFdb_+k^8VCn*(9qHa7W$?7U$Yb$J9#>+_n+yq1VR0d z0p9HN5KG?xSHNndM~2RX9=;GLk0;^Bu>8$+YX(FN$aMLWu-U%1SPnUD?FW30-)U~Z zY+rhm1dHsg-`a+7JuT~EV2iFcVTglKmNmKThoEY|>X@-GT(SxFc!a)r{;VxXik@wv$#dkKh z5{}Uh_ly}vhqubb>4%uH*^Ge_G#nlWDx!PB_iSX=(PRgN*G&O({N#oBI_%(s>>u{V z8)zEtv5x>na;T>L_C7DOG4!+rjtCt0CeZq?C&&Z4C-CgaJ5VNY0Xlv?okulPxc@Sl zYscT_b(~D+u)Xyn4ivEg01NFV3ZS}^I;%+PNb;s}m_7i4UNx+&tTRo~`+x}4^XHIU z^vA8v!T;;?{JI;$o=nNc%F^H;?QZ&$-y4)JJ`_EkhD^KbaYE?F94|_LvIfL2_l{AJ6-KUonGDNn6H0+J9VGU*Z|2z#G`90? z!k1X~yB&wQtI)`ut=1bIke#|HIx=`@E*Iitz9lQHRY_dbNqgSuzz~=2n|#dQC7;L5RM4HnXCUGcX<`u zRMk>R)9R}sv6CWJ23l$=$4YfY3M#pZc*04!(l<&$O0AylPn`x1SfL?8{dgs%bD;%m z+^9{Is)=O?RW0cHoZNo1)lVXsMFu_C5)90SGKs6vE{gj``J9L^bzbax?^DL>oYzPk z=h<3NQ43R|G9j0uu_g8(UEQgblH#SUT7kz_Li~p8gbbZ#9n4a6+Ht^wkmiwU#!h}o ziNxyKEStOIllqYr@PM#OX%60!&}sP}S%LkBtXNst=01ZS)X3-MAN6e{doTg~$co;N ztnmHJgGi9*q8APC^TO7Pq3n7lioe)hhW2sCkHfxgO%uN)U(D@fcZ#FiiTJq)+A$cf z%=!67V2XoaAR*!4uA?*qpLpZTyp1jpC-G)GZt{9<{z`MaL2*yCZCi`E{Z zC3mwo-76@-xEw6%Fp=fwfISr9egoR*>Uc2*__;{C-8l$MyTkBYUfqek=!8m#p7>Ju zXY1B$*)ipjPL!H~eidlNki+t|0~zP(QL>t zGHsJUQCwT2a-MJ{taY8sYaT~DB+Rf%QPFb7%d<c1&am^Fa<%TyMN{Y?F4Z8jc5WLztG4Nh(#*NQE zjM-!HpkJ09YWC2)cb}QVfIOqe|zwu?sG zx-gibA`2+gLQqJS!NH=o3M@G;wUa!dQw2kwa&$Q2mtYDBdr7v9`;bO!1%KOBl}J@J zk}1EFVn9{{ia?ny_adEWJLJ0L18^5s=mta2WrJ8t6RoAY6xUAl5=U0pX=EigxqGBs zMpv7lMk6z<#621FxGbdfppHc+?S?q_9RtM`1pq61B@NAuYnNr`sHzQvnMW7Eh#iiG z0tyugYVxnD#;90z3W_V`DYa-w2ihYso%6Cf!T+r)og4;IOq`m^_^pWEDE3+<1~oSy zE$EzO@(a*hDr}mBN}%bO%{oxF-p8UkJ=R`$TZ38AT@`WOc(yvKm8)lHatNSIM*UZ} z{LF@Km4MLMK*K5pY#Aw?5;Jfx$WhXo4MjBHHp>fHiw1zVSLtBd=*NOpRVHIOfwp|B zK%UN#nX#n6e788WR6njFh|=K3s44-Y+1#)-s}H85A2Z5g+fwN<2T*7Re>#A)hN!m+a$ipwSmigD3CvgjE%HZ6l}H9)9`IN5kE`5BN7@4Sa0H;Ogbez_QcKJ!BzaXC~x9jU`N2-FRGfRh5{U+xd zFcfPcjf|2pjf}kTdg!zUJJ;Yy{?njy==Y!c41UPDL&=aGu9r*9x{S@E2!aR!amNvv%`g;sNI+$~V9 zb9=jR`5@~Pj}%YL*gNeGsrD-*;*oVAHzle^dw3?J>UT+gnVUoE{+-%yc5TkwuCe<& z(mI@dOn{VVKSJ_|2|;}~gq{!rJ1U(wa_jR&mGnHAiC>2q)8m3RGjz=|rwZiJ?j|Bj z^zvJ}XG5G`^IaPLg-NGM>*}04X!h;x(U#nvev=}=A{xiz?vLmz{_O3Cd|t9p6Im^J zFXL?fgOBGkY|q}5^L_pL(+lWd9xRyW^&kSiUzez5-@MEOM31et9{qZmz|Z$4=GDg| z0e)CUJHdMvzEOBZN6cDBn{WN+S7FAD=1-X~m8$r#77^mN{?%2!+>^E3Hfh&(ev9d* zI~YZ~H8)e$FZTZJ>UbxkV3U%u`U*I34Mu~zHObDL%7N`Y4w`k%;RAC1Xse57{XeEx zj8g#VEjk`W^&xc`^EoopT&1Ms{9n_l zKUD^OH&%T{ePatlJ9ASTdviJ$50`&gcF@?eI}}6mMKAEDm`?7Uhv=IoJv6|#h{8jj zhecs+%m<@wB6XE%?37h%`|^`_O>WA8A&)k}XKIvGQ(vi6F0b-+b$m1R;Oyx;dpXsA zl+98)%i)8gKch+dAk@{%-(pvmolrZ%)_nH<`#ZI{>s?zd-GA)7-llI-2P<)Be*07? z>rx;!iSq0ztE#qyOFnjUDn~_c85MO?#g?carapX!P}j8tzIryH%eD*9+U83VYe!P2 zi^T2%cBe8O`+gB+JpwIOwO3DC*xI&&sj5bVwEv>Zs6cPuYVynTwUGG+`p-#5aC?Tg z;-xIVGSv%JqRJ{Lv3$^9eE3U{duj0J{P0{3w``Z9r3{=wKp}u|$>zqKst&@(tQZ}C z`6lv#G@^VNoIZ0d&!O@(8G)!FPl-A01R5MrU=fmPGDMb=yK$LuY{y{d7XrEGf+mkanwPQWt2deq-XzGZiho5a#S4 z+rO9%4D2lwA(bLuOGbX@b<=-lr@5$?GC11$WDhRovds+@AY0WVIQO-3obASsk3`RZ zBUI>06^oqs*>}7+z7}%t$>RbxE1HkUu#(1@ z72NG@+RR()M(x^pCIEKh$8z4ekb$F6rY4>?G?1*jC#lYar%FzV&ZPlQ%UUbRY2 zf2^sZt!4SLd=KPZ8yST_!}L(&Bmup&0)08Wt->CN&#iEO_GyZ$?BeyoGZ0>E@VT$qrYIRDr4-kQ?TJapp9jWnR#^(QwA;RZk3Q@!)P~j|jUm7{$mbVg~MA;yFdiM-Kp>OzTI=mJHcRWrJ4sr&P<*__5nm!n}@ zrp(vmy{OL(6FeDoJ)GIHM|-=poBc-&6LR+~!*_q!#XqZspzo3<1?UqxHB8m}Jn9;) zoYy$P_~7SL$zJFb6$vHp4lcYh7aH0pEdB2uSTLV2gOjkptnu`zJp zXTa?fMTiXs9lM_R@o)wV+o@oix2RaOWK{_h)=q~o8~I9T&TvY9jse9Ta9iDZ@N%{; zat+(5r{G}dPk&?wmkn zRpnrmElQe`>ohJl%Qg+uS0vkCxc_V5*Hb2%G?ilp7CSe+G)8kET6 z9FEdM(iA{?Ze{GFro$0I%0_gQJ-mWTQx1~vY15^8+ohBMD?4_NCV zZXntJqK&be%#OE|+m1694ai>_?tmkQf65mTv?Xpe_{;G1nw>tX$1+Ck`sG#IpA9#( zX0rhn??ka-0Dj+u4=#8izzi`k?v5!>G~R>fX>3Z7V+7BoJI0bL+7d@@hyz2Bhnq9g z%spiD?Zx3}hbRMMbZO(!w;x^Zh6o2iCdkqzz90IK(q|D@$8$;iKwIvVeoRl~!IUK& z>FZp>)y?(yZNg+Nz(OV{b)*+Vh)dX%&@kA9)wAZwZNtkYIZWtjZ4@c*W6(-a zki5|HS%BVPFx7zhrO8vQ$(0+%A4o$zMAi$0J10HULt0npHt`-<;VjN=$B9KDdGA9_ zAq@a1Eu!IIc7+w!3h+znpo&Jd;y4bl6I{JO{i@8GxX4qCT-lO}!4G`uV<)qRtNU((hG-AsA&#+nja18(*Yn>Jw^ENL@n6c&esl(znt#WqhXFP}i zs{dt#b?ZB>?d7va$zQ6|U&%4XX3usWya)61isQNUJQVaN0uLxx3-dEpnW{MKtvAD< zkDgx`q53zq+hKfQfFj+gj|4>%PKZmk0*VOU`zTVEfg?0UG((K}4(LV}9*wHs7|gDL z!{5;VWkU8pGqQpz6Av9g002op-E)e6WkUbiYxzGP?dUtZxElQrH4GJ9`7H(%-}>cm zhY{q0vNr;2%Q9XDj{r#s5pFiyEFyL{E#l;{OhtM3p$4*IkgMYH1p(aRVlTDy@F+w@30hA)lG~WrOl{)%01GY{q z?ITR*bup){Azws{M-cSQCRn;75VLeVPHUN-;UA}lKiN96{Byzi$(kWtXi3wlGfD=N zwAYi+O9hz+BLu&eO5Itdi%zGVb*rz^B+k#6JXW@wdJMCmTZ0Nzx(pC(P)!Y<7wepj zFG_dUF53IqHP>GWf>7HHOIM(&Yal5bK|We0=nq*+fNtK*HvRc%jz-i7+deLLM>Rqr zVY}#P)H^LICZ6c*d4GMs1+msYccFCGU+A-xnjYN8E^&ZGVYW(noK#dMi&v>CAjDH7;xOSM68{RSYwn4k7+wns_ z-gGS#BrD1UpM6nMHM0l6ry88%&FH$vOXyz2$Z2tS0hsD?;nF!MbXjP7jK88$`?dE= zdzlLkKUmEIW-c9Hu-J+{s1L_Qg5rt$lUq=Dk=Aic7No@hk-)G)7o!j>1(8PNMnFF4mi(f~r6*T?|6YdvYK=+p*4oe(`R^cIS?g?U< z`WPvhCHA?)E%ra}2uX+au(Y2Y5%;qrsQ*89goVk!{1C5Jro&uubbsm=;h|b#}038LZ%W|!14I#6uS)>jnS7;O# zLiN-TK+WzyidM)uf#pjRLPu~*B8}<3&O&3{kqQ7A(#z58t0hRnbAgy~sd{4UVH5nns9dbAbsbMqq1P@*g>o0pUz!=YJkW;5tG znkM?TRI5H8G4xP#etI$*R8d?iy)_CsY{^1J8W+jV0oFVX3f84&FJ4X6%x$6W>x5r) zQ|%Tg8){7#Al_gbo#af;lB#N0 zsksmvc1jPJg6c7Yjo*o?+^YC9+ba$0Nin13&F)aRk^u)gN6HLyK{=1?;3Y{?-vPqo zN686s+>zOkV{fej)VqOHbAQbfDa4*B<83H$fOS8ZES?2R$uvBTWfwNQUv5_X3;1=+ zfCX=U>w})%7fUpkq@$~M#G-jH71_?$1OQ^o27t%na1Z5^IN$~aHA*fDT~p+Unbxy4YAc zyZq}cSkc&W+LS=>h0|X+=AkJW63u8eR{8))8jxx*Bn>>ADH{cX^)Mn-Od62v^Ya#4 zlmI#`X=_r|_Cd!Y z-<9j?nR8nKou&)$RN$g$>#cX|dLY#dcz3kcN=}B*x68oRx5G(D20ev+=h^c`MbP9U zg_u5=Vm9$+bk(%iT(25o z!>UW}(!djM9J_SMh4)h$ZVdJc7ttmXc`(lU=KI7w`V_R z*uvta+Mg(!iD#U7ueksu#5)6jX&M5f@BPL}^z_vhtdKYn{GQniKlTPsrO;zG=Ij2S+9CGMx*Z zr^#L;pF&Leppp#mXcf@64Z&1NY0S>bW$`R@9gM z?2!0@fi0Gh@d>c=TKBAHbpjw#-yBF#!O~Hf7 z)R!--jWab7o<%u5l&KE3d)#QaAwnwVBGYcOtF3+^&T5)hR%@>R4f@*nLfQB%3{Pf|L9|5XJzj_3v$DAn_5?(P?| z-@DjSj*Q_oxP4dDn-4scI6 zJQgCIP#4f_ik#Px9HdPZ?Un{vGIP$|&Hh!Fi8Eq79Ff%N$rn%2$zJj1x%i*47t{v-`3j8_Cj2!;W3fu(|Bab zZ$|g5xNTWb4+xRKjwf|eShu`@nw)n;8nIlbYeajtofjBWtjiyaxY*-oNiq--kRyGE zRglfZD-VPNngejdby7U-C|1}yS~L4W3zy6 z+1b-#{M$CEb^EH==y$G_OD1a6$zx%=Mk}WqZjD*a4Kub zUIFnn1%&GB1)<8RoPq$ZFA{=fkFsbf>f2I4QSiUX8+GM?GZZOKdsGZZ)bivHOQn{m z$ohhg#nbRu=MStTf%3J?ZeFQf;P5Hn<8%R72tNqf_pfT(b};HB43kvtLqc8fN0 zhI?ZqU&1?Oit9)M$c(@~2ZrpM|xoBQ9Ls z7Hp|$F`vomfr}999QQ@!4KhnTHUu+AlCC?m>iCh>S@xBz+Yz>0?v?n4%)~ zX71a82&4IdvqWP31u#_Ux~33Re=;=)-c<29JyH3Mwp5$ZH8aT-VHh|}Y9=5S(<&Kgl{8U=OVqbAb+%I6_oHk{-I z4tBOzFvRRf#z_gPJy{JDS&;3udBJ!7LN@jiZf~r_9_x@b6`!AY(!bNll=W(@rg3+vmGei2NyYjhbAX=y`l;xkI6H_$G+NxtpNqZNK)*-fm7}();SKO z@J57jEd5|eTkqif^0wWmQ=9=M@Rw)W03l0b{j$vEKhur0b9{=Go|aHN#if6 zHzuWFr!GPz>rRVt)_8qXv5wy)gVHLAzR9yx>2>Bv?ev;y(`0Lk9j~^!n?=v|H9o*) z2Zdr^<)0xDmr|pOzij;!jZmFEH~9d-Vlqb@Q?8XYdbT1BVg_j)FECkk-6>%>L~&Ex zG4=Z*%6gVYhxiSj zv~UMM-pKSzKgxUmg`#2s>lOG=0y&D+CXB*x&N=m}&)+62r#X4s*`10~bz`yX3MMyM z+P+(iHVmFxN1yss^}P@r2tJnlF;)cClKps~8B-Z;))9SWOLD$Kt?U1hat-;Q0PL&h z+%pBNTMdm4&k|B)`AE-CaN$o-4@)-fH%F?TClr`uO_KlrA|Ym`j{h%B&n*)|S#P?d77FPG+yjBPy%ULC*paHe6C$Xy6Wjyo=D)+( z55pKJcH@6>^Rdn&u-sBwsv-0|z1r>F{p~&(NKDM~>sKFNfLnF<1MX^xBo_9sIT)B< zeO*B7e22k36Dt%#F6-36kbNN{UF8B^S*q(CjA~&O@Z9(aO5|&W3JFmACklhrUj?1V zTwb^4-(GX$4#hDJV=T0J9gltQF=tJ+%T%dm`stD>4vsIg$TVw46Pw9Rzi`-`%>On< zlYN<&2&{IrAK7&dQA6J9rVQdLIDLlTZ8E+1FqV-Pu~PM`!$j>x^m*eY{<&7STdf<0l+~7$3jE}r3FkenNw`%2W{+oB z;?`jOV0Z6vfl!WbGYuP$_~*^!^el>1QfLmnz0cJsHZ)maYjMQ^ZBI$dtpuLLd}NOx z#?h9|@I<95pNx`QFK`O*o324@zwJKRq`NIFJ}=F0(HEDy9R`8kSpC0&1Anozs-yE3 zNnBAtTuc14avMeazeORqMg(jahAN#J_3E%!sW)VDvcwzC+cO=q zci}Z>#XQDbn+84!uQ0Eooa~w&Kb`0bJja)*+IKv4@jA*9#Gezy5CZcD%Fv zMo2v)__c=s{tM{Z(_Ii+&=XwI5*L~r*d3Px7hDiH9~oBi%*r?6(h)bO--Z){yI%O4 zeuN_5FmRpK#Ddv`_j8XxlM}=zHPCFjc{qqFacOTAl$UGKOHLdD2H0YGdLIo!2qCB1 z6W3vE>mRtiN*BSrTVdpR_P2QgPwB7tu5T3* zL|MxUruC3dj0CejWP~IqRv9@bekie;5kgul;2(Dy0dPVD6Jel9PcJlTD?_FFMX9)hI8d;x}uZ-jI2YNUO!r}Gv( z3eP8Q*`qV3rhMtPJqffTGy?sVd>H*N#Yr z-Xe>WrhPgj!}c_W)=uIRMkX<> z-n%(Kd-hxrzOPjvHA%UN7|y$TV((|f?@gNfB8{cVr1ijw%|H4@aEma7kw%&qw&|v{ z%J@B!Vpp)=z9@4VOjEb8ae7PMehmO2W05;_N7DK*SA7Syx5wbX5lP8uPvA8O4N4Vl z`9Af0fuPPB7G14(>JL4K061-{@CF0+NMk7)nW-^@%=|Pzb%x@2&)1*+3sq)XiSGsn2vJku}(EhIp*N(i(0q512hp)JGF zj!Et6t_oOd##cMDT~WLDIJ2a0>vPLX@+dc@Z+ixjYGK)_|HK_d1vZv4wMa1HiUb9* zQg(}?-RGbefHU%4N&4hj8k9aUcKP7qoFRxPb5LWf=eZM43($C+f7He(iI*UnK|gq| zf_>0$s*H0>gwo7R!D$cME6vTsX-{twffj_J;%}gYIXQDH^9tBSw_kb~EI-ico}v6M zFi8dUSVAaE(k28*uZ?0HTXNo_og*8m(c2)p0fbiNq567pRrfyJEEX-g-bZngG9Oq)G(jR zII`T+BeA}*62%*hhSk5{O=V@~Ygb+sRNPb$$qH&0Vm2#er@B9298@+spxqdMfJn7 zNM6YDDMWCtw3?03P~!<>+Xa_fJ0(OL=#~FyUvO0Q2Tap!^jPEP@Gm_r~eb^SE~A&>19z7QM+@SPKvE#s_GYL6Q1evT?C=k$ldBN$U)Bi)ePEUtaFzcCh#%s%K{yIHI% z4xZbG{2RyYqF}O+S&JR@wYjgOwlXe`J^*1?%d*g{rTsG7s=W}dvxK~4^ zE7MWA62zJyeyzDheKK!Cywm|}yf}?mD(1iOJE!%c;)?>O4kLqzXnU)6dfhzJ{H3@3 zIvK4YLF>mU_)`(bX+PkQ6UFPg3|~g`e|jCRxt|}d_Z)YszUfx%a{|L@)|49;p_ywH z@venmr+TAyzSdOi7re}hARRs7W2@zKYV98fE#vJ-=`qoClA>ih!`OPm27Lof_RgS< zS3Q+i*E%>w2CTwM6OLs z=|o`6zpVDZSs#T`>S;~Mr%{5|AL_AtJ;wrLP>2Onu@?SuwcVmG0x!aU08;-WEn6BS+;eYLW=a@ffO3iQ6t+?=TcKmZ*vDI{#^AKQ5n zlgn_|ir$Cyq#}f2TLZ~sLxn>RW_ZGNq?UAVOR~4$(@tNYKnD>P6+X(!J6iGq1GtJA#yfW zEm{RGZdL<*3I!?wPGKlj6O-R2NnmFv9wOnBokmJ3QvF~+f)JhhC%dI8Pjk>8A@$gt zz+8=#uJ;&X*^2DMUK4i<2bgl4c3@x+^X0`mSfGj#6x~5!??=owzL8$j(Ageq?t=R<;Lh zUCq9|N^C*7;YMbQ=Xzf>Evt4^Vu1A>)a&Fk#N~}8(8XFX)u|rt%FN6#%_KXT8DatZ z$>m^U@`bAV3b!kf_u`50NVrsL_L!EXjB)|acLK-CkK0t{>uD*$%jAN}Mgx(t*$^LB z3J|sT@{qYNMk_#=ks!&F{Ioo%ZAlG0f$xNGuv+bs?v|%G$`W(;*|(1F{$dJk%wjZ` zy0N2cxFo>roRl*4Ht$c?R``ul$|()s%vWB+#vf%*Ksfruu%2>+F_TjYCG#TU#%0W- z6k^k|Rme9iYD+tODm55l1u3P$p(|P44{_?swBbbFT8R>JpX=ay9y0n0vbwsTe6Qp5 z!x?i0e_cax{e*DcB1)Us5s8wYEifprfuBGoKUiDZ_J?NDCd5z{Z-O{$D;pG{Bm zm2i}a$LUb8yyO&mS^neEq?W8!e@KQW>LK@gF^j~5P%ZNF+pWMg8vK{hH-nK6ngHIQ zCq@l3KgLwnB@xvo*5&GWFB7PBKpL`<8YGp*mGmDqEJlW_RNqN%{^-Wiz($uz8BF}i zs_Hb4r)sBP)XnA8>2pwZ8TrCi;~w?91w}mI5*Qx;5`wvxRM4%MepT3880W%#5iCr< z*jZHA&z8l`Na8dC2P|y#Q6mlGbq05TX!*KbyY+Ec59U;CZ0p%rZQV^9R}3tzGTeN$ z&fVH-Ol6P$X7!3UZPYpF7%+g<%tUQ{M4Ksi@)JMYNBIndE+l}%z6#wAy!xq!n-4xH zxftjs@V>l;pa>iFPc^vq)8GANb>U#A3M7R&M9DjGYMQ9JeOjp^-Nf(Ej>&5Yx*TA1 zfKF9>gq)blRv?uy}GFp1>p`=18?lPJk_; zqA-<4lAY7JeGih$x2unPRtjf8yf}?XSm@foUqu?Ne#F*9hbm2W&72YW@3X-@x?lvK zJe8cVg*2Nq;wUGV5e_GU?D5XeDogmRoh=;&UH0^*q{r$j@@@>~<|MjQqOn{@>?jpV zZ>lu5Pe5=yHg_A8rtorV(4KViA2RX)*kU9c3eUwQA23+SICJMz1x~0kJ1d4;P~I=V zs~Lk+AX6X)6;WKW_zCNT_%GoFboTYX(H-qqu^0zKzzT-aj#V>AEI(K@;B#Q&d@*iy7X$@yyht_seJB+(oa-oX?|h_O!mRdpctCU+1EAHqpFC;;d|g z)Y;ZGFEcY^#Us)m$Xi90K8rov0jEb*-qah4rsFA%ebn3`(r3GNA@Jl80Z5IDkogb; zc>PrdtWqP00ToeXsI|bwYv0QS8R)kF%jJu5VIH29WpmL3W~1E0_=opy8nTB^L!o1^ zy>{unC1@P@d?%iNlC_iVT7lLS&?vO+7oo9(8jBkJ_oWyQ6tM?DCrfz8O5r;`EaAG7 zdC9quD^K%=`BtJ!Gpha*_+9iB{^n|F|0My5vQ=t+5Xu{Wh{v^`SPf2t>Kjsm{Jf0ozPVH{(VUxb8w{~lH4zGHQ2IJzbiRz zKw^tc+~v)tez{nIP6o1u_PA8D25tn!2=7sGuOm)Dsl1Giw<^bo|L+#GGVBPP4ZZR`|l9qoeUDfFR}+qR$olVfYG zikaGmvu|j!5J(HPHnhjQrtU{ym)CP<)(*rpwN`{?TR`PITdI@Dtl2hI+h*REvgA)D zv^butmaLU&>@ASlV|kvjFLipul2+#P$F1Gds9pY9l%F=VF`uu=%54X_Rbg@i@Bn|` zHy26HCb{^DSb2-iyM1~aGil$ zWHSRI_I7{Tcsz)@NmmE3+Q@&4M2_|Dbi{__dzeO^J-wUU27R38 z8-?Rdy&oGhEo3Ihh9Xw$jXqzcb?GFldDnC{JmAZB73aTjl0}YlYp6wLXW&t6Gdqa- ztL5Nknj&DW+|d7d=VA%x3_^MznRcAY2x-n3h|?SP&dKes4+uD4@rL+L%tg>-j$r_bxgr$jKefcOwXrCljU&#N6GUZ)46f^t0#Pg=slZVG=p%;uw}vqc*u$d&kt-@Zhuipwh-8x| z3BU?gxeX9SO1{(rO1l0uO{q?nIJ~bdhzjq7zAvt>7jB;4V*|-BZpSZ*{3_TFan0T# zKi?|vYUjOY@$AmO(v?AR8}OQDIW%>>K?$^N#y?%Ua!#@6NcAGTU|Gb(*^6V9zS1Ni zo8-bLX!(j)lj&y5d*g9>=C|#oXXx!QCI6vdc`H)%SoXX-*K9JTo97Jo`gSTYweqU~6+b z5(oX*c>~Wp&&rDuJEq;Cf}*8nDoSalPq77Y}k@`Mviwk8z=kcu8QIWS#`WY(fWUawkcGDCdmIE1r^j8n4{d;MXI#;8B zToMN+5bjW5E@jsHh44q{Xq0~#gxxV`gfvYM#Y$tf@t}`^8{)S}Y&L9y^Qg($0z>LM z%uyuDuF`Q+HA+*sCUB6v7pPAL~9F5GIAyiGL38*S^?L_=G4zbab+ z+E)A!@2fHOry+3s0J-0`3PFeJW!|8M_B#UnSXmk$6$6F1Ms7KIiiJU+(6uF$>9t0# zsPl(pWxFYnPDzyBJn2j)(3^={GlPt;W)s_`cDS5w<|~3|JPLv(kHZgP75)xyxxK_o zz&IA1@{W)HkOH%W4y9YOWbpJ93kK^S{;l*Od5xv*1&%iv4oSS>=gEkWRy!11kXQ2B z&C=JujiwloZlxNQ3okhsLSR026{Ge+(W)U>ISkT??8y?~_+kB~9wP1_Ex|x+2i%3wJ2jCr0#}uUr z#kQhO&_X?4)69CKbbG6dIab^?Yn>{dVO54&i51;j;~YXZtDLuSi2Ht-J<&GkL?b{W zB%%Vz&H5)BbX?sds@V^f@HyU|PWzF1=JyQHPW}4AB$2ab9cvJUn!O4gJdTC&*E7Pe6a?;I5WQgOC_c7t-Qy$PqwiZ{=@l z{mM&^^ZHe}$wzi~Xz36Q8Di=ZH!aVyU{l3Te|) z#^ZW~kYEM{llfPqUa#w|bW!@q7Tc1lh#dn5$8d7LrKQzxZtHS4YFIs>^FbGmN!ylp zWS?}o#gM?NnB2BVNqf7mp^Fh@f$&@TiF%n9-N{}X@8*MkGqrmAubswvfq5JMKe2m` zcCQYJ=5%gctwlO!3QNz^{GXJDsnjqIIxMY?f1LN&hBsclz7^v#D?!o(RkRj%ty^^8 zD+9|il5y7B=#_WV5Q;-A`g6oS#z52Ygmt@`p5 zN&>?m=C8Ln8&^No!?wqmf4_R{LxZ5Abr}pPtFy;H(cwso&OueSm|wH}{v6pf;nKt& z7+5rcZQZ_HY3LxK7I@^jr<*I$m$O2;lPX1PROhY{Tv27pBULCcr3K}86e&`XLKI0& zPV-L;^_vQcK20(*O`47jT5x4x3k8LXN@>82ytjY84d;(!g&(w9BjJucGlF#PaH;G| za1d~=fqZy$@Z7-gSDpH6Es_KN!__0Ikk&b+n%ohQtMxYZ&r%S><%jn{b4CFI6dnLW zJF4IDme0e5q~lVkZD%9<@n)e+7*pQ`+%%b0xrZE2jrk>Z-+3~H4Zh+WHXe6`$^8K4 zn)Q}Y0Sx>d(g^3WX46!IyaI?0%SF=|oixr)dzj8~AGhmv;y2+KLg>}3@6h}BX6i+r zV6>EYP~%osWl0TRnSRsiF8CcAJ0W>^pZ-wh_k>wxU%GPlNrxi#e;6YhQP^_$MSShU zN%@5JMEptcs|{o!KGOC(cE!?APT&QO;Gy`)Qf4oBoNOA`{oAF}C3QdeJh2A%G3)nm zijDXe+|h(;ozol$$L}HvhLvhHpE=pR5}o9tnC*Y=xQj5_T>lF9fc>UA-+Mt%MGXX; z<5B3G#wjaa<;lbcD>~JXBp@aK+t#^i1`7JElpxW*4n@Nw%=k`Eoxa;Z4yRsze--*A zg%Z)%=?n2n+T(?GIRnBC&g|ihwdo7R+9|yS-v>*EdU8KkVG&6X5n*OUoNOr-?qy9& zc4Q(;0mpTKjx+&doCo=up)hhk+|)(`P9v0587ehW-D|~xj(Du4EfL-1{)51Qr_Y`t zpgIwJUWRk=>*emQ*FN2FX#GY~m;`oyT8$ z5!QORk5iVyEiG+MW$bRj&?1mERjYk!zANeju2Mf!raNa!Yb=vvDC z<4IASR|MKhaYD*N|Ne@w+k)_`C!M$nB8lDiIQV1oyFC-vG71`#zJW_3=b~rOLiy|a zMiU*;{GadyrmkvA1fM& zVT_3IjF2B*YNC$%^3?xfGkD-Wd-se9`wt}DPL;P9@a2K`9ch4e<&~9Tjm#*Dsyt{m zND8^Xa7Xn+Ffy=*fY^lR44H56-U*WV3mX#H3`KfEEZr0s6Pfy+x=}G+_KQA09Bqn| zrHTfz2Dz4vrZO{~D=}sFTm8vx%_X7ohgoq3Y=h+5_>b06+Zr1VSh*?=sV1$<)c-2* z2{q2}c3Ns97hIfboOpdS0zso@O6mAT`yjQHsRRD!{MsOD2w&&2$ z&lTuF2&t1O?_^Lj*s}TobnvS8aQqtBGsEWiXvl&YzMbL-nS?s@0Tq8qB|2?sT;M}R zg`Y%Qzc6uuxemg;9J3;AuVIQ_PA`HJ5^R3UDa5W-oj8&r<=eGKGRd}k&JL8+apJ`K zcV^_<3y-+|!bf95{XR=)+MF#P$Z*;5ygNK)HVDR7Wy@k&Jfkp1hEf~8_jUuQjQRV; z1%mJ-*q>p>aMcyTn+PYA5tcV^-B!_oAM1uUGDncrtEP4dGDutgS&~=CO7l zK%E5n!teKSo|5lckm`i!I{fSlxqnNsi?fT+DpvOA`PXJ0-FogpslHb33`_&igEJ7w zj(${^QS8NG@&hfpR5cb#X{)W|6~w*@f2h9;GK}ugzdHI#VM#{aTh9}G^7ED)@ud8 znLI%z!EvieXHy^Y&-q2%f~XoIue1GJZ4_vv{=-1+j>Ur2t?#lDC8>MZU1DGHPia zDj_AKl~U{^FIH^XMolA;?AR>G@go+v3oz|PPf5;nUUx8!R?PTUPj0tBpJH6w9!doT z`e`Wkd27LL5Kgzpu^zyCE3^xI9U9q`bny84+4@i_`d*#fefil%-O>5_A#oh|4!s+_ z^N;qlnfnp>qH)`)@fYjbcy@qsKsXSp`FY37h4zOz_}LtG;BoNV6v`GVnaP5=XUhIL zJ?Js-(q{l#{V37T)>+U3=}PKsM%zN#Y+8gu{(IGV>4tXP3(ctE0OC+~D-`vgdE)5#k^C{RrP1+U5831BOBc6e6iZ3&e+p{g~~(tIOM7-Op73{m(XT zNb6c(9Q&B32BAhmLQe}FUn_+t=4ts_Xkj8C8-F;k74xL9m8eEb;>x@_<{kLI_X-() z{ZFov3%q-?)_bq0a{|0WgvzhjrK1?*f7xEFSBHQ(MGTmDr}hjdNJ1Gv1R zKv)lXL3xNXvc3&$TKUq$y>LqTXeQ-G(0X}e|&Od zVyQ;+I(ME5RR#Dfv1eTO5Vp?;C5~JDpD#xze)NHdukTaO+rwpnTp3W zO?>WUvskI4!zM51+nq#0fAAsW5ev*IY|(w`IA948y3V&Av2L85&)$)4fgalz2!uJ2 z-?bj5?$f}|i_dtAUP2;*95(4$7fsN|!;nAF3YA}%hTG@9#!66%#}7nd{mlN(rDC(a zM{D0eMtrq5NlQNWTffa8FCMKKtev6nO&pyY_|2xa0Vp+}1HGA?1~#qsT#i4uGYmgC zLirA%D_h4^RpQX z(@%>m;yPdAo?^d8!u(g@Y=)`yQ)jv3g2q}^f;v{}zfb0t(YI_P7nK6+1GY%0T?r}k z-C3+2g)u&cT8BwP$83#PA)-yCxS(bD_ScQv&?d44PT#>Wk{(TzEqYK$(biYxIcR!DgmtAK13R{ueX&)B0(!II_m zj8I0Bv)BJN8zZXoEh={&P%w}R%q(f@?%jR38m(>K3scA7tS9l$+7bXI4E9{uej4(#fz0<8cmIwwReJ?mC% zwoKF%NVMr>KKveYiv1N>JpYj)EQmew2mEH2o+rbr2d^TxF_+6+D0F5(7v3?;up!^V z>jW;-@S!PS7Mr;D?&fowMI?05O6eFLv&5V1tWEUaSjkn;__X3;CeUvAcG|btHOlkr zEajiFpf6chHv)dh8}ybQYWIvDEDWdOe{Zx0^8~z)fwwaem&c7zxjzl2?EM-9xX%q- zZ)kkzSrWtnIVur`?!vs{qs!KLw)29<8?SONFu^!+E+mSA4FY!(EP}?32r@<-6>V6@ z*6kOZKQ?~fU@`@B)H5Vq8}T1|@&vmE++s&ETP-r13~R(0*MrD`6XwsNn3()-nO>mBbpmmGYT&J~o7gB1tczweCV zY9U)E&LbUgpfEn$>#e&D%IsG@rXf9@_ug#i)X=Zhm6kq!lh4KE%Gmo9T9$bit|+1J zf>~r0E<=uf1nZK%_O0w~Uz%<*#{_6&a1(JyetP2~+wLESH(4n=`H-%s zZ;saI8>WNVGilMPexi(UomqvU11Pq`T+M{xST|&i8dtr4H#?-65;1O*ihWpC z3^|1o_gJ7w=`#RWuO2XBd%FwMREbD*q?g!#VEWdqqofRn!rU>dtWwCh@GBp)BIv91jJv#u+Km1O~AJ3fR+MbjM_4u3T@*?WG;>kNU#uMFECdJ6N+ zio(vrZ07u^WlLOx$3CX*FKm1YL>eia#mXQH5sK@=;3fNqg=gJKuVt8RDvg&q8T~AF zE1U>uo2?EdpuJLhDZ{x_YO5rNOZ{g=#C-^}S)e5ZQWOS{7FfRpqkTR@;$dQ{OM6d}WLtI&q8|#3IQZ z>F~ylYE}QEp&nB%&s-)dDYqXKnk-Od?9QUhb2kCvzrFS1(@(S>RDA&Ql1ctjK*akU z74WuBZn;?gFcr85K3WdbXEF&6N6eQABRp;p{*TWval^fAWnhsP4|R_vGr-HA@&!Lh zJ$1Ao8FDtQ{gmdQ2jyEFCMwNe&f}qq1F5MT)rh6}@VPPq{yLiWx}~X(!@YjF2zS#~ z_d8BwHH2y}uQDa0O3^PkI+Vq#5h^~kCz6JK{)}sdlCd+aa74A{q12ovn%qG1^!GAA z*XCk(Vs5GK;3^)UsqY3?Gxe;*;!=ixHM$jRSAz4v#F7i)gOhg>g6CS-Q&MbaG+Kd7 zdB+6(?IjlMj&8UyfIK?70ih6|+&OzmzpEzDQWC!K%teB(e3Q?fc%QG-oSL*S*~;UT zc<2~vlYszQF-l@s9z9u=rS1(}jdIh9m^(w10ETesWWS33`zX=8zDC-SRkQ2A0Uuh4 zXk(&`uEZi$p$5RV=zF>WnKY&i9aiy#dZQ}0;#pKVe?85lpNy>}xZi4h@R@D6=s!_P z#kQm!3=C7O$qIuB;CKggV}GlPg+!{k_gobVD-SrDpnO8+_1EL%J5C!Uf`y%$VOAz2 zLq^LY2@^6CbWJG2vUD7wgJGtW=XA|u<-;x9Eq3K(-=e}|n{HVoF-IP(^57N!C!rkH7(p*5zqVmN4%2@^ zv(e-(UX2w2I^B8{5s|@g9kT{z0iMP6U!q>K_?%eCr6SLdth-iIL^u`-2FVqM3m*k* zS-b@UPuA5lH0>eeJBU{|9RGb$-$r}JVr3))X*<7oaU2(XQ;Gl~`RQSc83Qt7*xV@2 z7GAKN+LlA33)6fN%4_VKASyP=h`gQ`5NY#N5GkU*9iu4Yq5xY-mqTi@(8F zI36TJor$r>1mjXh-&zx@gO~W@0g@h`z@lN-3DXw0rOH%DkHEI4x$4lolXs0DX4Cz` zY`zw8%lW>ZQZRMt49&8YLQ`tW)=G1fu$_0U%Ssc9Eh=?6)SbO&-9l5!vf|X;4fz?z zg+plt6oUL-W%?yWm8J=UJ^~7w#F(Fk!X`D$Gr<{@W~pTo8y6LoSz+VU#!1y^IraDE zFt?J#K{(Ae20{a<-jGM&WT#f%@CU3d%^3*?txPe4ED>cl6QB{+vu7%(G59SM3jCiscvii7;j0~_XXFGV~D!O926JBToa;+(^ z#c43L$oETGH{=<^e1VtBqk&4{0^ZI!L>KmGgwCr-HnJG*2@n90XXbSL8~IbXtP}yt zbQ6Z`ad>;m_&W2EZ>d5FKdgYj%yCfsA|eR#Kd6K+PM$MQE}|J<5VO|4hqH={sg3 z)RM^%(>>P@Ip3O@)R31+(acc-T*6OVU68vRP5=>?*$O4JV&^zI?TGg^5gemg5B=!? zpM6FAzpXOPB!)l*<=CpWY~0mW2ld(5i}|ucq`bHtyteNSCtp|Jpd)oSj|P@JtvM5Lx6g9%eZJJ zpQ**K#<7ompq)UD_V20*oM>c0KaX5^~S}Y4&LcTKMMgddD#-TTxiK;qB zC(>Yeer3lVgqx(dJsd??r}O;*_6wHXXa=fLo z>l|nN-(GA_-l$(Wk;g{bpkv@&a&?%ABvJI)-iM*j?iU^H-)E(B9ztBW`5B5@VgQuz z`caLHy&ixU_;en#hm+;=403r4#$VajI3>OM1U3%Qe7>a&X5^LEx^CMXHew+RLoP6e|%9c{TA$9%r)|!DL23SG`jw+ zvw=;gep3l_+D#>r3Bc(JK-@BA)i=7s^kIGTQW;P3c<)|y7_g%`x=C>W6#b-bd)(V# z+^AHNPQzH=OMl)Bn)0utOTF>fk^hNzQ1`BnBxS$-$>u?@2vL*!?*H3H*^F!)Z7>4y z%Tg`x$Ha1;pN%_(oGk#_2+p`s96DqZ8r+$miVtiqJiLCWHKTv{+ICfJ1QTW`!iOm_ zInn2=(`aqXb;x68%peZS!--2n6%wNq*M7CXm6Tnad;_H?0So7nkH-%WQ<0e@Pa3pH z$1-D zSfNHSf>$uf*Hsssf}rO&f}E1dm4ib2O{|++6XaRRvHwcsD!Fs1H3p|~=u_*cuZui? z%l4DCQtRnzvDGkj4Lf9joxOzGZ=s6P|3~~b2wqFtsRP&MRFs;i{1G9n-7Aq4^j%9iABdO~v5NhMsuOllv=(omt?}l ztu6LQ#i-|&szEonE)gc=-2u883Zh8LwvI^Bzy~kP8pdTK^Kds3OL;+%Jgmh8aVRLu z>xFx~Jfby3MtNsTkS)jH^=JPdI%$WyG7M_lCC82aiOGd)!!w3gkxPBETzzsw?0dfP zCp-cZ8?Mc%8gFA{2Q==S7mn$`H6*cD8KQAyJ}sj0GqQ|)R6Ik>`~OH_eZNf`oo>Kt zb<32HwO`YqITQv#MmNM30g0y$Bj~5OiH|^su1`G@5B^}7?d+j zsIFkkpfDdiEiWmZ7RG%cclTd1!1Hn&WK+GUhserX#&1fYzh{85`n{rQ(C`I(T-%6) z%uq_AoYVaV% zT4@gug0Db^&4|G9*x*1bt#{|;p;M0a5xT-0xxm$O)`NmTi;NL`tClM`qRs|w(|JS8 z?&eX<;{4)-zE{|^QP}{wDC^}tU=jsX)XdQ(kGP7l}c*+5<;&`Gnw3}5Q=HCg&azhnXknF3MX@BV>Ybo_`c{|0MR!FR!{fWm+&~9wWzu!klHfT><6{^Zj zC(%Nz7lkeqAtXyl1C@adxW_gNDR#d zVbFtSB!L79+|agF**;fn~RKLmaEP~ z7@0INm=p_Y6(EI(<)Q;@w!Q&&1SS-@l}kTv6po+oPD%dI!3i%HkU~DvL>kcLsPwot zV*v}D7tdb`NE0iGH6^3Xp7SbTrI!-5h~ld>!FgDz@DF}#q{PP`0Y9sm5M?J)aMm|(WpM|on1vSc2mv)JWiiMoI z*kBhU;&W0ZGC`-z!I4V2NfTiw{l=v1!JnIs)+WjK*h{1h2oI}`7e}4ihEzOG14f7>jw5Q1N#0% zwS~bl3aW(!0aC#s2|#f(SNfHCjv?LsYo8|buT}Z)ELlR>*s}!Z z_g4EDY%8-QhU6D5;?;(Ir!_-f$GnZ%lfZ^v>oqV}^1Z^pk=Hs4QAIk{K79eoD;ywA zK|q{;Axl79-v$C&$v?kwExe{B6KM6(93lH38#)r+w--itSkQADvzJ8ckY87^u)6w* z)(rv^MZQ-Vfi-=Ogfivc?Y3#DL)o2IxpUj9rSTG~g5W2KXNOc63I)XRF5Sp+_uO4B zO;nx``C~A5gs61x&4{tL`H~Bf%SIZKLo#u%Kwx2HKpc|_lPBsYNt2M&2^)fG0wHCc z6fXB`a>qo({tDkv=9q-%X*I_+$ZXBs=@Khb!|N(7k)^T;;mYlp|34g@p{8-JGBrmt8>-Q49LHQq>m)CpL-X-~StX zQ7H)F!7P6JOP9qiKyN}~<*8zLCszmjAh;HeK>)R6bdSl-h5wA3@LCdS>nynUVIqnc zde`S@_s(Z7=wsl2kB4=B?CRMMziZ6+-fSw5!_$a9uovy-|7_CcM1p&eAx7GfS_uT`CRcr>=#TU5kM3d z1+4w1F%z-X_Qig29ZQ;1Lm#G)nh z^Y%=>nPjqm-`Zx8qFk+71WfyKZ6g z0)+pVU5xuEBFuPi_M6))9CiP2{4S($1XJtrvh~=IPgIJacXO7WW*vSZ_ha-L!?7r< zZ)8nxRY>}5X#N_ZK()M*m9Hh-tzJ=!d`%p@D-j2 z>$*isYUKHlN2Xya3O=jee2iMfOA5&$fLNM8X2uj;dut`jH_B#@Z!W6m3tDv8CzkV>)GR>fIW=seE6w#{{>cRQaSohSt_4C z%>C7*`FYS(^^HBQLyO{WJE)nz5%1XdA)f}DzM53MbA$ZI1toyeLT~wQ}B+s z59SBaQMADsvE|0nZaib5Wjd!!llpn+A)?W>n2>@qRcT=9nMJ%N#V+P3Uld)yhYw#p z6D+nWYH0yFPE7vi=!%^5lCZ++b!bBG2lf=zEpbu2EUh?4EFr9TrjW$ROZjB2=M}Am z9PNYRRKb`)Z;8V(pN)4-q}JjW&1;Pspmw^A^*f_t&4gfvmU#yy3U4X?$UrSghp~ev zXakq(7h4f*SvD%)6g)a_mgoX&-=A*Ub#D^B#>P3!h3OPje%T=D!6hQK6@Ol(YWRE_ zZq#qte#$IUg)@3L>k#Tf8tHoYuiFc&m-U@}s=rpT4gnG#H$`gDzGjtKl`V z4_yuOS15e8-@OzS^0Y~<$#1KC9?B)r^G>+-^xVCx_`VwFfcDiH?Agf>ufvAkIaX%E zFrhZ?1AD1AuYrkuN(L^sg9a;g=ed*~bQQwBDj*bFWv((}&U}7wU@r&8w}gBtKH9o! zMe!t#t52;C;a^Qz6Q}1pGwyL6HMjycky3VFEw-OEq9sp=K={ln$JtB*$o-V zsgx#PfjZ%WxdH-ENy_Y2@Uw9InYGh+848ago0*pJ*$ZB$;Z7)<^;*D}@0IJeCVKij z`47p(AO46o%jp%`+nG8%E0!Bz8T>e`hxajF_($7_GlLUd@avRb*bkb4%A7S=DK~bg zZ3mI8+}urzMh|8nS?2UkPq)ZXh zkN~LUK9o{Rk<1|*%BIu3{9u_DQef@JEy=>msXBRrAtTB=!ZKsws5(N9J)_KjF&}5; zNScc7k8{M)detiRMc#PYN}Sy*V8aP23#Iv6T@s2UeC3MZ1_v8mxizeS+BIzDr)(9)VDJ z8D)619MNolNYm^~i>>Fw+b*V}F`ezbR2PymH7IN4sC}(U0@|LMl*Rkn2?8DiZB|(W zLG>V9qLpd63{*q=quNg#L;sYb?P`)C4Ut%Mx|bsqI9k7U}tmG`aMLd;ajq|T9<}S1Am@7`+aU|{kT7{vxzJTXd|*}yoNMnwFG9>y%y+UPsWh#@IT&p()Ti0WV8WMP8R=W)CBqdZGG; z+#%<%pGMk<8z9bmX4?V_emvu1^fLPE47v%o(>?eJZqemi^#jjYgIJ1CuAx5raDOQr>s+~2?nr2X!&!zvYf(Jyjy7%5z&z;so9z6 zwtfYZBX5|o$5ONARy)+_`@nEsA{z4qIJ;38fEGy7$6zT@UDEXM6oV% zEcmA5?(3hDl4$35h@GcPY}gN$g%E$k&kv9*=|_WM2b4jMkoxEc&xUS0Iw-(cx@Rpa zQaygEoQVS#&Z!gRiqn<=9V5w?71#F;wm9iH-wdnGSKgdNZTOL8CAE&b){mi|s!=aB z`IK6A>Z^=HA^c1&vAR!^!~~G&8<5!}B_|~>O~-=JVHd3P6U)moZ?-FfK9N4ldpyDs zhqsI_y(Ug@BILWwPNr}5zbY`O;iplQ)~OO_q9@Y5x5-b(`({`~X6W3{E<>-~XiQW_ zj(g*L=Yg@W6zryKM`%8-QOpQ~us4_IHCAs3=IM28Ao8nk?bOTCLDETBBc8!0_N|@> z3UWU5;DwD)vd|p zPgArYd^gE{JXfFZ4jD@@a0jxlU9i?52r!bS2}vH|HcEuG$iR{)zh!ncFe`B>1A92F zt>zsI-cm)HXfiMIJU)v#8*Tffk2};);o8I3r;|Mu3rH=s)dbtvl_#b^lq7MM7!KVw zE(P=XGpjesL>Ox@Nme%Ky8}nwqw^`zpgB~{J8g$s4YM<%7T;a z89p7RfjX6}2|%=IM9k?{^s0g@hUq@SNXI16zA7E-#p(qcF0ozeogs=J&*J9J#_=)| zsbgvq9Skq&FonjU_3q>qm{Q=yS7-ZxSc+MqsI8(e7^;G&s~3w{b#{8Ip<>@T6r#9X zF`-hN# zh9E_Xa>0oXcQxH!w{0arlWD8NWi?>88^q{fI?ffS>{o#?=Q|ubC=oW+8o0f2x!&`X zY_9lef&V}l%2lRnYB=&67Rx*n!8X*^u6W^LP%87`$_s@!=Jls*dTWQFt?m|*3Ept^ z_i`u-TXA!B4CFpz-Dl#W_(N1gu+SNhCc5S`S<%$3HLi(dVfBb?*Efe5`g$-fE(RY^ z?4=9`iN2CpJbXX0qxM_w_nu5|%zA%UdTZC!cKvExzVFUYy8~hmuFr$y{b^S3k+2Yw z1^}L@sM)QETO6M011?q@)XJzuaGx>&?iVP0eE2r|m~Ext)>7fq<5cPIako}~Zpd?< ziv028=%0?Q+J)`Hz7S`ywi_D-sj)c_Kt2^)aWk)&PAZrfm+y@jwTZ;alv=^lbdPDF zlRvj=--)atxxjLUO0wfc*e`%FjaO)8dsD+4HIw;y(6fCTC?mj!s_tgsNhZH0cA(q_6~aBDgRPK#fz)S?snJ|xIKohiUZ18X0y!=MP& z7U1*6rZI(UU8Kmu;V7P%Rc-mvh~`fsKSawY)Cg)qMG7h;JQyj>VGx>c^V67y6lPxa0XJCN--3zUkX0&*{zt z>M7|&*y=7`zy9;HyPFjBa47G$b`ot82Vddn}CMFuhGjJ_!rN@s#( zs%F;xQg@IdoamdNTbKIRZVQVJ3eQ~(hDmf?OTffVQn#r?D?CL~}NMh9?O-@2dlawjfY21f9V|Z_5s)h|V7MmbXc12`x(`=aMv4$?G8RLl~ z@XikdB>~qT-RQ92oQzr{k~s4hmV4h}Ii3Iy!L5#M_S?P~v?F@R2&quf{SLr~G0`Hq z*!Fum0p4~8UHm0f?}l< z1~QYXFfvESqRlsuYMWAD_z*NEw6iC*s*k1+q=p8q=O@q2fm;PCkQNO}Ur0`+W7}~$ z6Us`h-(%1@DUmYW;9NoVR$%g5B}HlVzSrJTNVOPs7#3c>Ce8Cr2B=vf7Auvg3Y!Nt7?qw1c_aa$2(n<#d9aVzGs3q4c$!kF%tDQO1>i64> zVHk9!*s_kUE+WAwg z?XBBZyJFIdcby@ieiUk&*lag=1}Bi{Pc{8OIlWPtj-qS-Tw^vZ=Az$%C#_m>031ju`EmGwJ9d z?$Q`w)yrG1VU?iXZO2^{<&)j#FUF0xrP z0`%monI7*ZV#2FU7Lj^F#ULDpD})j%Y#j6_dL5^x{=&^D&UxfxB)6e)Y}4fRif@tR z1UnRgA?bwzV$M1gVzcIbA0fnbtg)3Y1KF>)X90U0+MlxC#-L3%I`ry&#lmJz!j&ku zx|4aprNwhI~x;A&^`q3Bb^Kh4OLTI|af!D1Qh>q8-^3pXGHJ`jn zr{iT#Gp>b4Ml32>?)P~?2@SMsWK}cxrZNjGRJ}CZ&pz?@n)zr6=z=5z6sM&fs2maY z?dj>gaO@|=CgwGQNqxxj&_FvtfBqqX4*iW_YJrKmeng6MdYP4Xp4BV4?PD@Y5+48W z_Hn%8PHm*YZc;`$0%ilPvffbZ)yphkX0={=rL?tF9E)f4>PtRN@EPpAUE4U-;GOtZ zXI60F$O}~UStBUrNZkhXRAWth%Z)!=E(wuIpF{}e)q)b!Wn?m_Yn?ja1#&(z7sY>n z%P*o3U#X;+gA59eK6UpLyQ?I4512wf|M$5|Gr^>WphoIuvrcd}{~J{zoK zGiGj1W2aeai3_iPgC?l znf<(By{&k%E^s0X!AMilqLrL?5?ak78GfX=CG_x+9(!nOO!Hh)30yDizi(Z~5 zHGz2kxHpP2IgM)UD|x!cC{#8VaHMVh$9WS3iZG(jC>D6S&u2V&_$N;R|0$KtCP@7d z3$H|@P>_(CL3kv3g&Z7PK&?*7)}cM`%4WxCFpV;&<`j3jEii7c>9;T&#k#Lew+M+i z?F+`&43Qs9*4pY`Ts=z%;eJyVMwkm6A!PP5OODr-EqDmOWWdj8m^Q&?VH`~QS~Sbe zjCG-^`fs4Sgn_R1@K-$F^}O14X%$NM4Eu=P9}(bo8rtRdKea}&*4gn4b2t)aC&XxF zBUH5p{F60G4-5oxRjMds19Efk1o?fg zDQm^Y|0;0wM#_JU%BMNB;QBE3+3ppiH11NYhHWyt&0wTdTz7Ivj>}Q6p5>)>OO{qO zoxQZp3?JXxo7C42+9e!Rws>+vgD?nidP}Xzaln(+9fNl!Hh?;5(MPFI4*RS8u{7n& z6rR>8SH^e?+Aj)H-f>x>s$^0AP?!_`6+3=Ou6$8Om_zg9KC-Do9#t2!Ei)AY;$eD2 z)sR)t`t`c2VAhM3a4D#ii#rVKrTyJXH}l27O$G;iu~=bd&W$`+{W}xu@AA_~pzS3I zpOS*#n1%zT)QwXS*h@P<93B~NSSeI|WQL^X!f`4do@+h;H{y*R@O`RSzUR8Y>KuU) zI_zi?d+$RCw_tFb^;{=~ltSn6Tx+pX-^&|}u;+1mbUdy30CG6F=7;GM!>`{F;V9Fb z@6w&sx0p~+D?Qqy3B2X8j`~G`?E;w86GVQHxs}O8={3bRki^H&P*4Z=Q zs<|wUmfH!}S>Dj8sgKT<*eq&iQ{e}*fi?hbu0r`|>kWMj=iTaiPKm)77#MZv7utg2 z&kgX$82!iK=*S=H?e*(E4(N8BnONyQFxtM+-SiJ_*T1&E_Gv-C`Q5ST|BM{}*TRTD z)Y1J{q$3&`wB1?$8LcdCPWU^LAOD{qgPnbUM}{w}GV7y}r)U89Z&CW7y`ukXl(xRU z=!181{2fa_$V2af#$pou9w{wa75%?r{}VDO%~i$b7PWdBOfzWopA{|@}Sd*`n}4W9o1{0Cm1zlQwpu2{d$U?lnA!sAMp9nvdzDS{O|32zlLn){!fs9UUG2$yc&^UkYLndV_-~`{DJu&D_YF3 diff --git a/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx.xcix b/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx.xcix deleted file mode 100644 index 499d5b77e35cdf39ee1fbf77938f9fb0ae3e952d..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 42479 zcmb5VV~}Ovwx_+*wr$(C?X0wIqtdpWm9}l8(zb20(&#!J{oePUj{l7~y(9LAz4n*2 zBG!0*&m411MHvuKQ~)>t5^&;AuGU6uap494080OU!2zfMV`F*`TN@w%;@{u@{%NeQ z9i395l%b=Zo}6h^V_sxYRF<5QnN}E^lxbCihI3qKR%~cJXmFfnkanG(p^=)Ll%Z3; zm75%AfDW<*wz`{|6hW#xP*wz7I8IDTHPgsXNy*WVO~%bo$xy{Il+Q|F%vMTHH_bt; z0jbY`84g}G9smOr|LbnwqMX%53I;uxAOQds4FG`b@7+3^+L#)*n}7W&*+F zL0h%@6lZ2UGAH$>z1-Z?h62CO{#e=G%w|7D!K2w**`|#>|FQWj{bW_BP(NzaYIJeK z*?2yiaru+3e$^1xEFPj~t7yGc;;n8Ce%_&7?AT!n_7Vf!8`S&E@7Hau=(heNkNu80 z$37`VhhNA3@Tokps(BprvPUsu_ikTuVJf3p<(FCyHL8;tnfnsU(kn}4;#c~IT6e|e zg^#_#pI@i_$mnBJpFf{`uog_cVItF~Q=c94!E{ls}_cA7MvwE*?anvx;f7u7ov#2%{1r&ih@`;5I~QG zDq2Ikf#4kpA&iK^6=*&TbSz1#Gx1b1%^AMkBc>dr6?_XJk}rrC6Rs=ih&FJjs2*9Ply#7=rpzj8v)v$C@L8jlOZTrD4g&xHrudA0JBX<)R#>v4YA09 z8rX0f!uI;4wowp;47^zn-)3D7i${|8< z676M9uzV&^SQEn<(+?)`xQR>;1}OI|QmuCj5TIm=xmjMSIV?z?k+r|IbYO4;X&Nx$ zz*OAENLHat0yvd6+=GP-HH#=DE{#Y<#>14S2tjn5CPYnp4&-#Goh4&;@naX(NAkTP z5+O``{FR8{=`Mel?lbS|J1|rG5?X+I!g96+8B`$sA$(hKl1Yf#n{p6^;um5d0grN0CsboUcTy~Z7L8PznB?oJR&g^{iPv71YvDjZ z1ww^$)Xzc@cv+cFf8AVbPLz1d##J77y}E+8;2(Q(%3U3SNtD}B?hm)dWIH{x>gXa# zd-#l<@fvGm#13#Z0~n>)mxhc<6I@=;PY>|BO-yiV_AK^NTQ1(GEu;O06>p`F0}LFc zU0pFrlg^DE4)a?MIQodMNEj6e_@eqh&a)5#m4WujH6Q|tgWu*?`NW#+L8N=|bKGX& znhX12m7TRMeoH~x%=Vbo{kYX(@%WhO5uXhwz>}uSu#df)BP3MhbA27=%IR=mbt;7d z4qCD_Vw5`x=6%6~WXsq)MY@hoCtfATg(MR>fpLXAQS=hcfe7w|UYL-XV(rQC!DNQ! zcR_~SJ{=-6d%QWJV5Ot%ecU_g?7wSyuxVoVCUWdSbXBsiZ+l(zxkB&0ASxY9fPwfd z5sdvQbg}~KdWQ6X2}=_Xq|#P|+12Hu`0#K5RaXU+hJVLEo{>0mY5i<2jm;a-_z`T*dc@`%>s6P0Mx7ct1!YK*oxkRv82Cms^`+ z_EzJ}lh>0I0BGaGg^M(ZSA86HF!(>*DUX&or4{(*fAE*XyC4swT$Rgc(bksRwsq7P zX(Oo{TTl8 zXA2)i-3PW#fiGR~eHTEx@qeSwsxmyR_dQki0{y#(=t9-HpMwDa`Y`{ghq#&A|C5Kf zs_WXXOQQOm{LuLWMJg=tWVt~R#u-CqL~Oh+T8V~z$t24&S;t}w`RzM{hm)vErwocU z^T~grgRtFOYRFblzLlG`ZUf@;cDrZaF|abyd#Yq@~j9TmAG%w>G|HlO2 z{6*6`u2R@kG@ePAeD_hP)XXXbB{#6x}F7_+&Rjws{I`NX9 zj^1@~{D)Q<-utbI4WW>h+PnuAOnLQXEQdTMFYBE3PNo6W98|MZ*f?Lmwu9A{6PBb5 zzS^ohrBBTvehYu<%qu?HCdm{?X6QLwAbzm=AF`(Vo*@)a&b8EKrc+Nroj+vvjqA-k zi8DY`6sp}S0YSA2q)%R`#LHSwJ}uE%jy#WXDap7;+r46wD`n(SDB)uS_J~drCE4 z^3yEfP@mLxEqtUhPMqNdlC4OV1$*+()UGm5*u!v2-7IuP6WKK~OXzfnwUPQ2gcVUX zo;jtWKGxCVA4fe-VA&5U6yg^iwgRgf=v0xF3|?tyUc=z|6Co20u!+rRKLW-g)K!2V1#9xU-oLL9Fn&oRS8q@qaN-i zVJvWU?2xxIh&N;+-%CE3)uq(|>FQGeaq~7#ZQLA$kSR zso9%`Mo2J4{P4;VNR*iN-Q11ZHI;i6%Fum=&rV4n&eWK%)E{SQZ0n=i;XL9vXgO0n zg5G@uJNomth|r2jFo62%R8kwLMd}6V4^Y*x0k$0j#3qUMQcRNo8H3wBvBUy! zRysM0G=5*OB{I}NXt#A!kzJ+#dR8=IRq+p;K_>2@AVqO104q+u%kORsxiGdIBbW?B zS0M~9u5dZW^mr%OM2lf^CjB#mCKROVdWzFZ^_Z^vD_;Z$XPq8gdDRIJ)x`d>)UU&! zO+ybAI{#JL2@4AAvN(Qy+$2jHx)71kNTr&hI33RvjGIiB*uuJHr`jvak@;a2H9I-!N-!V~jXh4)UY`;~F*cHdMBJ02giVl>l*j0}uF68G@AfRV=9_9^h=5do7 zLqVLu61;7|ZkM4mW5_^w>)?N|+u^y!V{dQE;X#Wmd2^jTrr})g#E`Sv`qXuq&*r;@ zEd!Aq(mjF(e~xXho)ZI`<32ztebmPHseYr{!1C7m`L~#T#3O5YFk;4hw8sXpbKAsat-`~Zpbf)7wD82o6%#xc z7TT}&t^-ehs1Ni(OdYgT_i0`WnxoeZpuv!p)T4n%j8GVYe6jDs) zn1aL`Ts@LJMQ&Y=;=?h~1)#e5x57={ogay;I1MgXiFlKRpP6!@oR-ZC{1}Jr ztX+X}p&0#+%Z=hI5QTX0MM>4&rQH_E)o2^M{V;x1zIe4@d=uv7=y35%0Uq5#r2<>{ z=54s1H@Fq}_W*$!6qi-_8zA>k007m0vXIrcxBt5`H!=RF5D8J2vp--*?0)|N%bo`6 z5N+aR<)v(5O0rlFCv{Cui4IOT$IiiemY9t4{oa#*cuBrx7XwJ3>hXNIGaC+K(W0UA zBVlN+3Tlw?vG`!_qOGo$V36bEEPQwiRPGeuZe9a_^Kkt`qr1QJhv6}=iJ3uUT<-7l zTSxxj+GPYAWL4pba|7}R2$2PI>LTA1Bl>sDcgbSE`kUcLhDViMf= zqmADK=LG=upvAG0Bf+B+KMJP<%Kulk@K&wV*09Wn($PP_O#!vG^)1eaki={8zHgs7 z>Xjss_Rd7AfX3W6qg#!5C=7!m7pc+3q%j2#k6(Kn1oz7fqQ6Ij$`F!+lHmzIfg1Oh zt4#p)k-Sz7xQVXG&^`PABrGhQfgax51sW4x1y6>^S9_4I>axEBe~N10 z{z}@OVe&{sMa3YX$czW_%2j(!nIU`1t|?pLG&=GauW)|`vSljf_8?iBJb-=eBOghe zq3)>;Je9Vv=92Z})dt$(iIJfJ8R7NQJJI}rXbPITvPes{aUW@9!KDH7WI>^Co0d9r znmY6F*)t`kJk!Vgmsx8tc8PnQwB4>e*rN-3Hz;H7HacU%miYoT^5*dpYLyF2gUOrZ zLs8ki3zHOdCPU~`71tq5b}CV}UKyj&9FiLx;)eKO$N^ZsfQEii^)syX@4vay3Z2VO zh2BBZBzVzQA#Vj4x5P-gmu$Wt3)M#9nNuv-BK1OGU0+4mXml;E4Wj~}30?oZltEnNbWjXZg!y=_LD_Df zshSJP9AhtTsxG#&r-aG??=cNe(X~GWwqWZr1JM@nr$(wKQxRZW_-ZP;RPQ49MilS; zN$3`VtQm^TVUG)>ZlH?Ynui6J7ye~g(G}K3e`DpTvpv)j^Bvzx2c}r_RIiH1)A346 z78Rd#RBz{v2?stzDK-U33D)pOF^CyO0lzVGyh8Qz{e0^?-{NGIHwSKc0)(u{GKmVl zPdraD?GiBd)I*kALx0v>sh0?|ZFR8&VU^~J^v~;10rp`UGN|eCo5dKx|Iao|bD&IL~DK3_d!r7P=`R zF6;Evt+;M*#KUz;ShGvSaQ{+U+XH1Kh;qYAk#j^;;^D0#oQ5pR?>!??%Zs2Rxxm9F z9#Xh*LVG6e*&GEM*u0fc0jM;Yu(lls=C~8|Oih$TZ!V!^0A> zf;FB;Ok@KMNG(H|$I{a@JA>+FIJ7ciwC%@cAzxP*^lIL1*HZ!UC3GR7);nYb#A2B~$ z6Ah=Nz2`(EVv@;=C%!q(S&cAODXF<*GISStm(m2-z0mdtttI@Oc@uAu{~w`UoF8a( z4`!|y9*dfo?MeO;y5ujRCH@bgVOf1EtM8e>mX<;DqfZd3t%{(eEs#s{yBobqO%Sgo z$D95Vn))xHpN#SOV>|$$sx&y~vVRFZ62&9|ESy1@9pNEbyCY*>1gDLAjFS25%E4bn z1|wF`>h3(OfZ~-noBY*SJ%`&Oxwcu6XV{CGJ)W@I%Cak(j#d3B?yvlNTXOC*CKy0P zK*>pkrScJJ{FQ%4kTS`hiaI=%C-n)wJp56Ovr1tHRFA&8zm2-_pxFvfg{rQbTey7! zTM27<&voe5_nc?Bs}8)eR{so?^{w*0@)Zf>cfJlpYr23T0RO_#6`C5t8gb!B(fBxT z20bO!Yp;~}*o_pw+;s_7HU-Q$#z`_N3SsZ@5(wD>)fUBsWi#fT@z3#6&pS~B&5SL+ z1yyWTZ9VVZTQ-{E~^LB7K*? z7TToPi&Q4kJd?sSrF6nldEQ%d+C1vAHNYq>wt9{OjM2=3vJMVJkD`;n zD=AVTmj3gdUw4JVGv?k!*~7Z-io_n|A<^;Sv|;5hp%2NB#91NAFmWtB>m*x8mQ{Pl z_lP{}lY;Jw$VB7GRiuyed^1JG0BpfSw3#*Vr{iOz9pXQmnQ(ib+1d;j`Bqn;g>M)Pev5D9Om+=%a4;6WZ1D^gZ^Hg5XOrpL_(6RAN|(!LRQGD^TECeL|H6aJGVHLv|Zw?=`rLtW6h8 z)*lcthJetBJT$wAJ*r1$#v3n95W~taZ=i=9fwb4OFpDA2NH5@6U*?ahqLHJ5g3jpi zD(QP*`s})^#{LG85yWRM`oDNi6A6iOXW}1Bi0p<;+6oAU)5Fc{Bs^%l?WsFh3DMf% zj)i4lB=UV2Nc(m0t0AgFI$-!d55_HT_ZFHN@)XP~-0qxo1I%K2A~071=40fJlP|dc zx1X=3)|8p$_khc%fZsIz8~G0(mbt@6Uqy#z z)~6#E7k&$9{C3;(<{1z8{^$@SB~Uf_>1js?EMr>#h&#~`Gpv&sP4TP3i>DNZ}&sF zQkM(55=Yiu*Ed|*pf&T32NAzVNjal@_!E9l!_%q#zBr96g}9SODMW||tfJ2ugnWWM z8HaC1xQ{XaV?e(jqP z-x#I&4bbYoHVr7%um!2^1NFtSM!LMjMa6POR8w#pZFEaL(}q<=BKG#paAGtN{=Gan z#HG5BRAfBm8qLV&LWrqy1q;kj?4#mk+BC9G6OuMpk3W?rn>4}_s^jWEB5*NHG+-%} zlp8J0VMYK9kLHFM`GldQh3eY<=p8{Yr8pNEs)!A-jhY&+Fqc)^QK<2)MlBDoJkkA$ z=)G!eXuQw4M?X(C+osq8S;qW34e4U=XG>@s3n#O=Tdd{1;I~RnJ^5Xl^$I7Lo6xx- zMb(ZdgJqDdfCutZsA(ASV4M{Qoyr9jpic7@_6eaAt>@J`Y@Mrgmg8!4QzTt9^DZgq zp&Q6)K@rQXCDzGL*@5_^+ys9VGFrw7m|NRc#?}pEDm4Pk(skp9GU08MQK?DM zf__KVhyVFO33-JarTz=$kS)#HvAFURf7h(jdo_y^1)`2LD2eQk6i&U!-LNO{Z*U<& zo`e9O`{P~zNa`uE0t05#WSM;1TAi1n#*+SevSr!Jhx;aDtAh&ZW@&atUtPCyR?%G+>cM?^WlI38$@Ot8KkjjVXlOyYviQ=GRV9r~h7G2YOht1xB;4m0pz z3JVvr7;c_}YBVj0=eRSXG%$80Hx(@p z`aw96;B}x|mw#|RT)BDTL3~?(bP04kxQ0X46PSX}yZ<&hTZYGs64+?Nd(%cphO`s@ zN%=E6HTM+c)A_cd%@~N^4L$dTAlsu?gwLk`tD4%~RfNS_Q4=fls2JpQlu!LE3az)p z)BQ8*k4r@31lwWSH2Qlm8UOnb_uGCMRhrkP%u*$y?qAE}b=|RZLO%Z(=6Moy8}K0bEZ9M=WNW#t- zjfQ2;;U?B;inQ^r&C#ZXfEI(Mwjl^0%Rz(Ki*1|z5R`M*Qi74^htsPKI|2`(ImF5N z6e%1UK|}+g=f_RG9U~N(LC;1JkJkF5BgFR>0BxM;po?T%FqBFA-c}cH$NVi8zkzLk zJ7t?ba8O=@-m^Xu{h04!bv4}UrW3L^Ecq%fAHN6EQ`H76j5xIy!VA}om&5d1aQ+-8 zZ?N8Q-|I8$VaSCWkp~upS7=7S*p5E}=e}b86W@rr{^;!!Fh4{Zh%)=Ds~kU+juO0w zRR5ObbwEFwo#u~V&u)ri?;g-S=t#Am3Co~XTqs5(L`M2eIiTnW4w;ek-x<6Hv4vBq z>5cI6a&C0>kLz@tKR>^`6Tc2dkDSg1hn@r=87OH)mAVep#PjJ4X5U<)Ud-Nc-j2ST zNDniI-!{y4vBYYq%?-8*pVck{Gjf&)rddGOOGh|#Wh~fa?xxe&HG5eR`_5TLdr^)3 z^&^2Ugp0+q5Zmi4Py~nxueD5Z@YzOw8_HhY>jW!??critOJTyJiK8&%>Fz;A%=ir^XZ_khcOxWjoe%~MQK-;c} zs)rv~;0DP?Dm9p^kNbLn+h!0!>)BGYknga80S5C8y@|3qK@Cu7<9Yb?mVC$*>dJ%ZBYjt$z) zX{ZRyqxI)?d87%yn_Y`h<^f5NQXDJ;X01 zb2^P2F@r;ex`<0lCPNCAII$b4)Dw!4Dw@y@1b9MbDpJ;jGRdH)TLS<*7~{B_&5{I< zRQDMKawj!@Cn2T0PUVfnDPAr4WTC1Y>(oG}UDXAVBT9tULCBz;ShvcZt zE1=fmW3GdigtT{rQ+Bf3#^hF~R=@a1-U$uy4e5SI75UAs z>lopU{GPta?`8`7a{zDQWiQLs*EdN^U6KSB-EjD@XVxxkCGQI{{H^wSjJIoEVva+5 zmbguY8Ugp(6MWq^q}MsH_Wo!!f%iMQ_6M%5wn|T2E^m4Lk9Gp@d~JrunwxS6^kc&3 zH8>HDa32OE*VG*Pzzl--D8Tx5n(3+7%kB={Ne_p!1(Gsq=N+|P@G~cT$-~kl0)NB( zAL#5W={t$Q0vBTDm~sMUR48ZfG1dqsPL@-9_>O=W&kvG}j4 z;6Bk!R9QG_+Lfbj2-}HeK!uTMSp|vW*%}rLhpFN$8(o|VIpZQ>hn90mHw%!6UPeZW?Kp-a%2eENoznK3s2aN@vldO30X=2m9njDS>|fBXvz9p6LIV-bGX7eHR_|Y zONzV>W#R4djh)#emJ9S#3%8T`(GYLtP~SVhGw0dDRuniR8gGe}p|84pA=eQj2f zu$B%2>uc4=w$V+7D6dGwa|UmD)qpviA~R!8g?;IB=B&J2PJmGATOU#-VltT;u;cN= za`0ioUTB&t+2;cZ&g9Djk&*n7PGPZXZxhojFOqk{l!iFgTLfD1Mq&>C()ATNU0flW z4#)!uH^;ac+)hK@0QYeAKjqF-WF~`-z?;u52;fHM2Xia1_r8!wznplV{r0dPX%ZO1 z?r*zU3BZ`&qK-UUFPx3i73c$Xzf#`an>g55Z@a5^*<8Jj#oXXB!blUiiwn@*Lk}7- zQYkcVu$mb<3i&|UTK$5lNc?qHnu+(Zu^U<-L@V^8**9jzfYBT5R)pd86im;;Tp}>L zH4jR+tLu%cGzj9=-06j`UAktQ%MU07doGoniYb+xBL8~ev^xuWeu2+DxS6LSxOyVFIOHP)W-CHQAaU9AEp@gOx{w$O-mCq>osTG>*qGiUY&XOuX5>;YB{T zlL#1a;?vn;jdeUz&MAQH>TIQ?(e4Li`=>dX)UWx$A=uUm_0G3|yoV3(x00k*4qH^g zCNcP~mj~hx3iFo(3I!=3hot4CZOoGy&zxKz2!@yYWAG}DX&xhK91L41g; zDvE|@=+G}{iQ5)(Lt0$kZXoFfcp)4Hwow`i#(R*wNc56ja|+}Q&FzPkXML!5Xl zA57T1?*{zS*BZfeX3zkAOd{+J+0du&(E|P!M%XLAUC9q&t&))B;g*C9PV-sV?-fJy z>&LRe6R8%S(?c!)(5sD8&_yo5r#X&CSg4vHXLbsHh~c*(E2d9gKY+4T6c6?b=HHtR zr8w?eMSq(P6{r9J>p!KoiM{dvKdAb*&!F$drq85rY+-0;Zfaw1PVeI3@{f%NjSag4 zabzEiJU`0Gr0!YBo=LI;0|JXke3V%@RJQtDaJmLESK0b@IpvlwUj^5shAdc$C=&wa zdMWiEOXVu16+W(xucjVcT|H;dr}~d_naXEb{O}BCw2ALTx_Y@A94c~S>W4U*PhOwf zDUBU(+UjY3Bj>d?J>xpq30t$9r^1<+f+>kqXMZv)s*AW4V%8_JRP`3o(AHILiF;vd z!?uWYU5gMZr{gZOfP|szk|p zFFK6!^!BXAzdT>^S#DrXj?;r$)4h}~$57_h#oVeb^H_>DEd-~b7gUR%(*=WN>gP8BL_SsXSCyKalwpl z=Hd#O%8?1un3JSjWnWb|LVI0`KFWXD#f)X6s@al)ajml^@MQe3&383)77W%;BT~zh z)?5Q^wQ3}DfuZg-CRsmI)xr;E`4wpUiB-qQ(L@rE#-RRMw*!ebMnXYu9=&`ST+q2_KKF_WK9#Er_`KSQXxz#Vb zr0HP`*=@k!)`sd7a-8MQ&aQVW8O&*+o$iM9oRvVMuf=4|Oh5uuChj=Y!h{ zoW8j1GWRF%Rw?rg>?G3!;R~I{35c?FU2W^=%UXperKh{j}Wij+{r%N8~?NV>{9x+WQ+%pZ| z{NUzKmh-{hq)hTK#&oKfEBAPRXf$(O;|7h^%9tpmLR$lk#gbXTpto+heu7|sdIWWT z^~=`lbL%3}q?AK@CASQ@6M?fc^4zDx?-7TK_Xi%i9{cig`48Hu;+Qw7S~O)=h!9mz z2D2FXNNP@T$$X3e$L{l3-FfhFHP3So+Wknz#nj2_vRZ-R9}0WB6@@{-0x?_8Gm4uAS`em!1F!q- z*`m{=-Mrx6it8licl6q$In0zf2g5u2jnNagq}B6`096#t(cW>$&DHNwJeoV|V;F#W zVJ;ggnzyp0JSe#@pU2$I)!)8#44qNdEY0YKzIrdN$7;pFE51w1MWK%Y5kyv4P#G1) z@QDB2`5}xzsQ$$aFdB>Rq9u8k8Z)Aq(kl^Rk8ADQj>TszMaCqK6{fTva?Y9nHl&PB zL=#6h5UG<#f8#6q7>4qTKDhNU#bD||AY3?dU^)zX>lWA1ViO3R3dOX2N$nl=h^gGm z!jnt0Cf#NU+TzP_1{_wyJ z39J6!hA-C~43S-y(dyUFFWP?Wcp+8mb#VB{N_Bk*dnWwwL393QNCB~bN9M)iJb3?% zOek><;k$H3TXIKP;>r(jVk+_SaAlae2d}?AI~;Bir(+H;tUdblV#wbR<08riTH3_* z!W>X}&*SNME=cTa%bzlg=!rgccGQemeeliBTgiZ(#(jB{* ziYnJ93kz2OIVV0d;6t=;nn1TEfYM-Z^V|nA!m&AqibI^TMFu8S+vIA~9oaMM3WLBF z8$n)a;M=jfq0MW2IY61TP9yLGry%NIn{{fx>^6cz#iHWv7P9N8 z!#(XS1K}`#L&v!Z2wIWJgpF1qjYfVA&(sB`DSwsPX?@rpDklHHxJCQzTe zZHQSuYaHJ+yj+mSf|=AtmG(LUD+dG32`QZhbO(W}`OhwlpJIKXcX zdFI$fj#9+ZhIBMRz@Huta(noicQ;2N8CD5k(CB*T*Io2cQRiQ@xmSxYiRQm>L3LnK z0@jK(c*GrtJO+)Y09JCpv@v1N^I;eIvFo7ZNMcH<44qdap>--*Bnw5!^1P{PX0#chSkf?lUia)+_dq!kmvJ!KiscfF zdDliyuThQIX-^<8Zc8u`D|#+3if&{C2=JM5US!+HBQ}J@a*>&aPq?29n$-?g0qEIk zwAfiT`A9>JEx%74<~Qk7eieVjfeNDeU4~mXzv0;zp35~xngEL)Ug+OT|tW9CEqD(san6Ss{tb}d9(^$F4*PxgS+eG6frBn9BR46t2nY2g4 zfb+Z)O_83kvbDCOBzvZ#gZ9yn->+s!7kZDKCt?{bOyMR}-d0ts_0U95+db8e=l?!|7D zw}U~$NL8}YKC&3}?wz;r@H|)coYaRy;dIOrqcrmZpJ*4yY;gBskcf4It)!mY85i^nmEE|+YR6jU*(C6YgC2zQei6_ zN`cx@=YteV?li4T3BZa-xg1E@{t0Eo@8AsFs#y7*w}J!<0Z7q7$rrziAS3DHYI?yq z7~FfU!=Q#Ii{MI(Ke&#;90%Sy3Bvo%Ij=one&<{FIZNqW(&OR{yp6gB@|F|;GZ)Sn z7WsV*`BX*%4)YE1huVuYd(l^{wj<1QZiK8x1LMl!_P@=O{HrFiimc)?{?GooAXqv`%rk$^>q-4p$_`?1Zm@TZ7ZjSvM672VvkdDU=BFzcYiYaQ zPqyeExY5LnDayihhVkI-4t4p@>;8L*Dp4OJo`qJ)qH|J%Y|Fpk)T;6)cKabmq`Hle z14G!s!VC(rAUaj-#HuRq$ zB)T^E(`5_`iOjO!z6-h@VWY9E(?J+TlSO7T^)lqQJ*cAgX~@mgp*ro7o*p=ZCibYD zsq__He~_;+H=~}U73H!@9>%TqWN`9b1OfH9Xs0#nEld{@#A>lJE#-FfEW>k~!gWAG-#1&5SnkRRk-Dn*qn zrjl?akOb3Cu5nhUBXen-a|Wi5GqlC{GWCADqufniJE`5L_h$#Rj7q)jDx?yYzAaZ^ z`s1jARbJ^NdX(ma-|+B-~G7%Ht+hc zw_aV{f3O-H01(Cm02uzWx8BlL-_F#<#?sm4p95h@L)(2_9MKoP*C_TuaTE#zsM*-* z4UkxuVjw~ma8Sa9gGJ|IOr#{WOWNDhSh*1xFuy=rItNn6(&+qd7OJ~+kq17(K=f;8 zBrmI%yP6$moU6+i|3RP^bTD^0@50l-DF9Lyd(J^_ORHQj?3}~5O`ZpmH+`1TC}1Z5 zN}I(YU%6(vaOku~xZ}@=+K|QLgj*C4CPtM9lQ@klI=X2y1 z((+q)Ww^rdbEKbqF`9y1%{U1!ED=2~cYI22jH`h!tWO%KE6c7 zUVIS;@xWw>eleZ%%Mk>U6bxkR*PEb7Fhi8Y=2B~jY4C+ZXlN0DqE&)bAL2(Ct(;~O z8ClBamYO5j79-7=Jv@jPt{)EfI&!GW5E!@Q%`M(hQr1Q1(f3Ff-^0v4LbV6%>=yX| zGf?}ZUMwe4>6~(hQ)p1y2|#+$w(Q4q!z9xi4y%_vKsjM*XRM$@sWWAS^ar*PpQe%F zyG}=dG?@4%E0%7982aAfw35Tn(#0C-c*b;Q^y&=V_AFU?k1k1qw?W!@QzvCotCAj* zddl}zhlrXzyF#THAxCewDS!{+Fn2I5sA7psT6z(M}c9u^NwTvPX+@bSVKQ6Z>YT zeB{+(YJrXMd-46S!;7qrJ3S0`_{#g*vWPhB)nTfHjy&b05mNFzkTlbAV_O6zQb+!iwB~e*(IRY2^u_7K!n0E10_~{#K%v11Ao|do-&>i^b zuuNDou1(t5QYJ?I-)=UT!*wI2?Y6PbGw+$@CxTcjp>*c;W*VYo!+%6MY;`w|Exfpn z(J6*l7|t_rlN3yVsQ`y@#`Ay(I?%Y&|n%}<}5?Ccd##^#TQXVJb}zndvT zapyO~2x*L|^bYjfIcW>zDX8OKN(b;y7TpK*)*?Q?+FuUpBnaRQ{j#EX>PEu-s4wqo zPk0P>Hvj(D+d&Y<_vQfkexS1%z$gBpVi;E%aTDxgP4V=uz#stc^|*)lG}7J%;uVcq z&rkzKur}#_21^g#Ep$fmWyCLsF;wmKu%4asbh4cdVX8_luPsC2g3ek(lrEC8iJ9pW z5e8P=PvE-=N=a%X1)T9RP3UFnZ{$J7c6A3y-?ck^S5VywC7i^Gtgm5Kz@fR8+SM^v zyflhyF~$s!)gwq)Nfv=IkrjM1U-ppK6-)^a;Js-QPB}$xPo$S_pqg+?GQ>d%u zqdW63NwxLOGFwl}A3l1GH$kK)q`M|P7?roYjECP_QcofTO-^RYaQDM4zc*liMz5gd z+;7ru3-s7gjhZ+;K$ti&z>gkolQItwQ6SqhO-S7tW89kc;rB%j>ewu9=_zgO7dVNT z6XCyP=17&9yW@5cxKm4-ip<=vS7rePiq0KokJo`(N}3La_h zIRE+^h%5T_2WhJ;OA3{4v>e$9VDhJ{i7<)Ct(NxjoMRXy@*zpMC$%^Dkfgiu5m#p- z6%YsxUY$EWJ5H@tm1?JVM};%T?!cMm_6il%;t#O=Olh9_e!zpj{$^r_fpic+7F*Fz zE?cWuE99K!yJ&{!gg&~QfbrVZU~;)-&`>ui&uVJ@?_!DZrpN~rgXWlfmfNybyISQ% z60hzQIS($TQU3izz7lR_9r2L$Osx?tWU3Zqc|6E^W8_Hqp~-pkyb0T4jXO1!z=N*)J6aV4ZVZKH_-9O|rwL&uD_q!Uj%Yk(aR<|l4Qt$$g~~vl0}1Cq4@Y#m0TcHm?#`jO7nNfg!0apS zH3%+}KE=yo*R^8=TnR3xHMMEJ%Ft8w>qCUP)B4{*TtTzv0B)`v_QLxcb^HF*{x8Pf zAwU?OiPCM`wr$(CZQHi(w{6?DZQHi(zTZEayP3sgpX`!KojUcDj`l7=mNdTeH1Yy% zUSNCCz6c>{)&Q=4!6P0zLqPyaBc||6N1i!@4(jZ8*aucY1fYzq{gDCczR5B$%?;9E zSvnO4sUV73r`Q?{>K4uU)$?=jj!nddjo+$;iZ;_DbsyA9)D&6o4S!I<)u$(@VVF9r zb@{)l0q-L5%$X#&8gEzE-1NB5FjF1z(FIrAZET%Am`^W%3(?kb8svD+6$!P`n_%!) zSkNi}nhyGX1bP4yB&1#>lhY?qM1!85+(`Xyk{Gd>cX^Hq8UJf(zqE#%3fJIbTk0 z?g&lIY4u0B5&8_0dSL8B#+NP2G~gu=%Cb;UIWP?C|#8D5VwN#q$YjQN+J2tYXrsXvYtW??!J_SU%JUe zAiCXPgd=utkQwuwPxsZ^IREaaxYu*j&QhiW=L1v5>ZfaK%6uA*@m9qJVcXP^c>$&? z#C_RDr6{#dzf7iZroAz=k_Mx&bN@I7?YBDAXzD!6gzf z6zz#NBUhoCX7j=!+n8F^EQRr?$nfHjAE;bl58HUrDi)9V)nE_rOvPV%jmg+(fUs-U zN@i`_*UKFCSm0C@!l}%>tan6_|Kxo}#W$rgrs+32QaFCkA`riPEm1_`@(>yj$tD*F zp-f)4;R|yRwdCnY5{kSCN9(9S!t|7E-}-=~C3m`vT;^8e&$cYoUdQFQ=-DE?nNT}+G}{%?g!*Gy0aUEZ}jcsg+R zHlUH6|5izR7pl8^xRQ>Pqq}>X(MVKRm!4PN-L89X?~fCixp||zUs6tW&WCvog+y>* z5g-771%OR*lGadbi7`9`z&tD*fI!b07WT$c$CidT`NWnflR>Cl9Gbf0dI;6YyhUna zrP~Um-6Zyz#ANt~Wop6xr!*bwC3Q=OQtuUl20F#Ca0AG$k0;&L+`M1sYH66$(G_;I|8~r?s5`}HUW-j@HWb8oikfQ2O zwe>+(IP!usSu-ZjDTBV7x7bww`AP0@>YHl# z4g%{-@^Y46`51?VT@XsEPdE1-MslyyLGm{S-%!Lfg>Nf4MOSPX;@d&YFiVwQ-7NMl zC}EX#;*N@-^a1%VXPbHPYdy?_!NA!aE~T~zbpJIb6erdK*3!w;Qg+?5J>+=|UXJyw z&GlM{ov3Wm74Q8Ta5Q6KwUcZ?ZFs`o{eNc}L$8FG^-QzM5%u&s(5A7D#-y;oq{7-n z5^x}+A)S-hF7QC&+~PZc9MMTBAU3VTY7ksVEKQDzljEH=ld`FqBl?DjiXO$Ne>D6% zB*HHGnb|$K2rSCxanwD~U#dp1?wf)K21tei1n48*n;7049^V+0+uK}Om)zUPnH^q# z7CD=tOaeZNU1RqM*!v{e*({$TGdvtXkzaQVbuQvJQ>$%n*PeHEbS!F{8(g`*p~J+f zih{Ac4QX-hh9fhjb+o;^{PZGkBfy!1b=uwjQ?VdqVd`W%UfTs15F04#5BMaO2b9R7 z)NT~2=NcIQqOPCgOEWM-OMy-LCreA`%vDhPChL=bG@^SyxHZ0@-02y0`g{r0T2z0! z45XvLoD4O}1;p=4pyyesyVV_Jp*phdZ>Dpm7eNCR$MS z*=ue8MQ9x;6PT^jVcL*qOUzOM`%~^@Q!E(86t?ITGg8 zBR4P)nmdPa8hB}iwY%)cNl!rnGd}kjbM_L6>Moj>jqOYJL;X_jHs6|0;=RIiSsNRb zmr*Mbtug4wlY0Olo4w6mjW+}Pxh=rP#TrdT=~vlwVuQ0u8J$EfPVGk{gc{+G8J{|HhK6zEK}jbS90QM<3kXhH_hmEFy~ zEc*CEIv9e=<)#_rQK7m7{Bgi`Ww-C%itcw^?a4>nE(@&&cWpTxMwn_R7@X_(gaX|Z zHqI7uCYmlFKg1P29^ve6fh|HYzB2xfvyURXnh)YZRIX;dPB(c1tWVtN+Eerx54Mpy zJp(35eL3pja}YRn^=_OsY)>i8=PIWX?ss%H01v|W?eH=y9MMd#6(U}~ut8=q-!x< zqcPUw>tn;j{Hl<^8svQ#TaA)*(G~V5)2`UR%hJ7f-=88?qI*6%y;@zu+`znLQ7Y2G zzD=%N+=gM)2aQL@&H)ZO_fqh$&liZ7k>}z(x??GLCe3GCJnmS9S92esm%t&3ZGa_H zRkch*U!%KwTB43%;G6=4(e}>cFux;)i1TXL?oQj&ugIcaC+2GYv!CHAoa4eIv%30N zQgK#ENgWsRccwc6(tu+=D6ckPzMxBB(uLvu16cRMPg_TMdna|CnyFNVGP4S9aytDs?WFj>x>TW+db+ zhm$V0t8gpFk0>p@2BIh>Q`F$@HY3oBpC}9n*9eI?Mg_Qc)TV++c(H+hAq1(^fV~F< zS?zK%BP+})0u-yM!mR<3m+wlr6xWFs+aPQCXr&(Lb6q{ohON5>}xvih>z;wp$lP=Fk)CnQ-6V|0^ez4|?kgeTMAj!mo;~R)}-a?ktwP>WA z1nW36xsqT*qyGzEGo+TQUuTxwc%XL%yexeL$b!&#a1KBgE`8%4TB}HWw#Mq}vZEUn zJgaq|{d=&@H`a(AGxe0}k_UqqBaPL2gHk+SU0A5X(7Wq`iMqB!9a}<4I(-=Q8Z0Uk zn+?knn^}PRy9jd*F1x~`EoS`VAx)=z9@$I>q;pk(iSj<_e6u!W7NUh^W;x)sc2Sr8 zNjX0+Vh2l-`Zra|0OWmdWDS%Z2HeZqz34R5s>k61+nmcNRF|RtGE9}Y4UAp6I7roN zCpLVy{)|&^6FpOwz8YonPAkR(7S)%67R4NkRze8I9B8s~lR-wKYOlcRR*)`1nRTuB z`aI(egF(`CH-FSpY3Uu)2I#HYTBth_%i3K2UoR+S*2Qdxuclja29V`J`V=2Mv>S&4 z2hCluIhnkjKPabU?*99C@=C>%K)*Ou`-aaaYVe)jxb%SpO*8gK$&4#~Z9wJ8kQH*A zC+_we)4`z(KOcS$ydFk9S8ku4EOO|}w#>!ZkP?-=ZLT_Kq`Wu+J8>_Ak7gycYgACC z^Xp!Eus%R%K|CA?HdeD#E8a~C5UNy3M7WoDrf< zEQbTQFD)he%gA2a$7B;6;IXJ143k$EMS|dP9G@zI^Bf9z6{p1D{N+n2HH0e;`LDLR zvh$cq26NJ|H55hs_hA&j{Z4va{iTT{-!@#YKr_#%cOSMl!{*g}BLR*i^Aa*ch3$b+JV;S(rt!DyD`C zCJI292yend)U5_Hilab(A2*^;8ad_{-7TiTANtCfg-tnjnFT9(0E>liPRNxC(`9^- zLx-WL7`3V`I#sQ^?tqprEkz3lmmpe(Wl#EU?HK(Ke%~&ChajHRaZk+OGSQIFcw#8Wr|1~qXeIWPuYlKD7H}`QOu}qcX zPCF7nZE8EyO$&v+%%Es#AbypAW9+2_ z-hZ-8jW|I-|47%-m?WX6XgPanIwJ+nc9$?Bz+>2042-}_%ItVTT3&DowWTQOQQP-9 zMzd9jDsH%V{|p`Tm}0R-3IG8NO#lFn>~Y@Oyw)I<)~;1JYsDgMZ7?ztxtCmDUv0j|FHS)~IG|#s1`pPy*DjaHG2M@ssUfiv! zCVFD3dB?U&1}!?GIy>FWrK9iEp^&kzaB^nSoTbUR!eqWRn=UWq@>{uWwl_78%(jaZ z%&mkvlyT}Jx_SJ1)4rL|=}>0Z$X&UY@x7$CvP0N=v>6VxIHSGXupkaN1KW#N8t7K;iiL>iHaFd0yZVvPEl) zo<;i}dkECaNBIVFp|}WIX-y0<-R$pO&!cWJ|0twkr2@AbQxh7cQlm(Lc6mv`jt@&I zCSQU$?Ji?5j~$7ZNWq0`kYtvpN&uou&Er_^8jAB!Y9|aK-Wu76YVD39cZN_t$WuBk z&&iCuy(}G;B*KlmK)?mW6AjH{u7~#TdV#|!O{^xLm)hvOj;0qQ&(#^qy1TxCr(iLI zt~M%7F&;+5q>Z~YV#X5*;56z)sD1D4y+Qo00*##QxXIQ3IjEJj5lwz1SJU002H3mS21qqJ1Jkrl{UJi ziv6)@wkV;An3hw8Yd)5AXk?gXh$3{t z+gF`?{;rq1%i&`_&|J?+zU&(J&?Y%As(H`H4jf@_+7TdP225N5d0=L^l(Up;-#1EEZEG>jkRH z@|@mRsh;J>ANSQtl>O@t_>S6I6GrbL^YAKWAt})BD*1ZXRnf;sFF051A=94z^m=U3 zZBgkVQ_;*KnYDFOYtS|01iOB=<`kg*r*sI*e;1sy^$bJN96sDvqbyj9tSt}uFQDd) z7%j0FhkfPr#RncL&L!TYj(3c)SZAeaRPia{>EL?rp5?4D3%fvvWOm6$sI~{z+y+TA z=19lAIXPDA`rp38J%!pN?^~;!9;bgQ=4`@^P)MB3IL`DsEd8W#*twuxC*HoDYk)+d zjt|Cht&i*1BUS;zC2@T`9m!VW4q@{h<}zVh-4zZO=oVdzKI9Ue1sx2^&N@xA)&~p$ z65?thf;}|Y%s&G9E*@;|6?C9jpc&NGzmwQ+gsw+4XkNaj1tLwmSBi616RF1qnFuuU zHMkRJiLf$??^p;;pvTSVkX$J%_sB5%_8Pe-2tSA4kBiUErKt+;_PM5JX20^RUv2sz z%FP&%T-!0*w~Q--6BnfLxH;5Wyv|qwt_42H+ZuIfQKan0#PhY>Ub;mW54{Q{C5=7s zx!N>?@0T>(8}>C-M=*HB?c%ya{>_n;{-Xo$NFYVx{3n$V)GR$R&_l5g#Vq0otewqB z95j5qdvuHhDZdKWp6v6zyv>j6wog3NF5D~J_U@TC_uW<(zWiR{2j7D8&24b`p*aYG zgq=36db{j1wHJaxEP4tfZ3lI7af`WW89s25aOtbjtS4payv&U5KxJp;K9TXA)m4Ex=TSKs?2 zhZG<`1*v+{B_vG7uz4j+#<+oh68v!^5++t)W(pY$8w+v-R&5=c5uXN7_VKH%pSCVtq%1d6Q6kZj^-bwp&O{xZx}+KO<8GApr+dI?PQ-tKXCg zz)ua|LrfUs3+z2bNNmTIb>XoIsdL>d2^_FR5}@WY^hm>`o4k1{rk1C0U^PG3C1khfUBsZ=jHT=mIkuULDsYveuV{ z;Q=QE<&yvLNzb#zFBy5rKNWidf3ztptaLuh`k>()#{WbwJ2A6f$z6tmmyC14T6BnP4I=P&A)A0yXL`$X8YmSIr#fhjnSK_G~M%ULAt|y zvB#R+K@$NgeNY?P)Q$ZotP*j~%ZSyG_1%l)$i&)FdRpdBGJSH1k`W%vEvabmbFATkt=J=(X%M5N1nh5XJM zLU$F_*5wNY9Hc(B4UV&wv4wJ$*xe0c5uz8xw_EiORnJT+<*71K+bAIsJpCZU^2EDk zQEzoh)P;Bg2!Z$DvUj(0K1iV%oANR3ovPEO+>f#<9;&gNBi=?j%M{;1URe2r4ASY< z;a}Ne3(tc)+af}T20TOfkRoAU0_MaEMCi2D$u-j_AvG6$vu^zrtqz zur?B=r22*fQ)s$l`E{%E*5LhN$dS*8Gq<57QieF&(gxLKsgog)1(A8a z0fQFIe|fP;#Geda zh+}1ycCXFM+v8cg{Uyj4Z5$6YTWhrSabX3Bcv-1i+nShZ@ARJ!kY%P--yXPF&*b(r4 z(}A!!)TUqn9<|B`QIL8e^8SSt+z^Vkf7A4|xUGw=K12=G+nf-&dOcZ7+Y%b+sfjmo z;r(0#c(9INrKLq5RzY=NhL8^2smxP!GG*VQy!MIN6jYSIH6CDI237@GF%Dc5WJrBn-SN2Lml7Y1VycKV10D^W;oKuRV^naK<4vzGKX^2%pV}*szgjO-t-* zNtk>lsj*%0xYTJIK4P8CRanxk`6Kl?W#BKQMM6T%=3hc?PWW;^W07_u{dM~{tj@Mv zFSwzI0K)(A%Eahy>aj|Y47MxKZcTQGA09OH3;k3h46cHY(1pC`79jTmfwxNT@Q`2r zqf5L#swG@9xRzCQ88GoH(?t$tHjIn&^c_&kPa@K%*=}mjo7(cz0@h#a1(_4w zob!uiHXxSlIffolqAcyhr} zj>zE^csQFr=lGCcXIKY@gVraxxE>@Dt|ZltzVQl@Z`%2lbkNDFol}d2%R0BG|vyzltMBb)l5h2|oYg_=t^5cs5X>9jJMz$8upU8EB#c+(KvijI%w$N54KO4F{6Ym+tm z<$NKICf*~u0GvG8K^>nGe|YrmrqtO)PSL1n-v~9N7i*~b+M>fZRh|P)vg9AMCvN;y zPoR^ghf9;llFt|`v5cN)BxXULu+t~3zZ1WrgHQ)@Zm5N3tXT?2Bqp~D@_B`0khnopO10)D19l0-<$D!L**WK2t$qvZW z2tvwX5HXtK1pc7fl7nk7R_yl1AFEBHcwq>Bo7cNd@Z!*8l-V9tbM}T!_mCo?M6K%9hL%g(AcMk93jPz93O;qd=2mp*J)p zn!^Zxmt^n8kvC$OK87=;`@tH?- z^$5T0W?m%`F-ByTkAUV9TA@|Zw6XiFTQqI}veZ03u-k6$wihhXu{Gyf5&l8m%N#~S z`qVYZK`_N(4{oC^OAp7ri>=viOwJ)8Eo#o zqPGa#$6i#yIFBW|f*-T(WY@Pn?pPXqxJAt{Hi#~OMz9`SU^gc$`63D8;AZIDv0A^V z0YoFD`!p}FyCVX(xn|*dBvB?T4ZCGI-xdCxZMk6Ryv6qn4N!x7m z$vxlRDAzUM3Ys%K8r27ha}KGe0F`3G=?`n2!Lu${3f7LpUO!8X;5!ASFB$5lPO>if zwj61*z{_d{or}xM_TtF@v%8snz|+;v`&rjOV+VLo+)PJN7G>G7|Acwt`jDfCtoxkKLSuf# zgXPg~Er)LmN={>gHm>U&sOd@p6|5rR!L*{JR$sj;-ukX`>hVVahAa)CRi=~88|M9~n&6{9Q!7a421gW;pnrpO%CFTt(gdYYqa=rOu~Dloh7a9$ z)uZeUBSySu@d^1q(GAlXEn9=Xf4A{A=9t}iJnlrx;FdTmcx4Ax%rS7O>eS`Ejxmq< zD?r0~OlCufBRMwY-Sq4k_K&^N-1iCSX?A_dBSW8|-0`TN&1 z!Q~XM$faV~Qu8!f-Hp4q;HgDVS0tO~k0b1bb#!)TSpjQ)cud_1{@Yrty*YKC*b7hm z+~NLXKdb%aAF{Nw!L1>%2Azyp_EXC+L)l(5LH2)diI+o(6qB8d^N_7wS)wv^`E<+Q6RJePH8obc9$WqYLk}^)}bh8$i|_!3gS$( zvZySpZcd({idTL;xKMC`X=;4M79FNH?R}n5#5zsqsHqQ(iJ{CtOFl$l3a0FjgSP|~ z!OKqxSQXTXy{EFhU2fS9WnJlUNy}3VB&-=lcId(z0!}Ns?QGhS&$pJ@_|VevBQmES z^MesjmE9@FcL$jzCl$%VaV2K=BepJLuQWiv`$fi~!2=&0>r(fk*8>qz^_XUo7PQUf ze&g(Azp&F2(v?40$>&Oe-kT%Rt8ds?C)Jv83sLZp$D7h0w-6!2?G+{UpFZ2s5d0;d zeRwO9y+eccz_$|!{<~ZJ!*Tg+TF3)8_2d7PFY0-l+KZd{mV9S^e8LX`yQdG?bIj*Q z^dGhLBlar;`&;QF+%4kpNBV`q`L_F+v-S!7lP3T5$2gFm&HMe{%igOP(8oKV&;GmG z`Ad2@Tm5$b^8aLd#v^*KBlO)X|C4-o7XQw==VpB;@2wO56Lo0&LB2mL{Ox++*A*c9 zweQE5{?4oCPaF8_w~+V+`Z}ZjMSeUR`@@eo3;#oX>_wrF5bpNo007wkvOn9|PLlux z;0mCKt^sNa>G?Fr1XIQ)BSl8T6t-046!TPOC3K^vq!dRtSA%5-hh{|=M#fa#{R94= zt%~;lOj!G$ttxEtRoIgm0N^eJ=>K(Q+5de2+YPVne;B95y*u^ucZZhVO4k@%a!0qD zvWS7mONMs`mvowv&;MInE^ptz{`{rL zM-va|wd~w=EAa7FVa(WG#O|*SdR@3WKc5A!{^)=2zKrg^?C%`UrOx)J(?Gy}Y}!8G z2XfmR@lTt^2-E!kvEzTf-iGcM2z@l8`Jnu%eNp(ZyqZGKz;B(r&OhMof8BR(;qh}S zeoFm~U#ADMKD*${`ta~^a~LJ~(P}|XzaW1IeU#4nephm6fxOvVtkC}$V8T9L2zrZ+pAZe62j)7AC7!wK92ZyDt0Gj+T0*}Vn#kX?4V?9gFbv|7ZilKS3zcZ92s`}=YxJ=3|%KA(wYv_83$kMeuDvUlGfAZGI%RY)*^2Na7vB4?g z6+?>jj2=BgzvEG2DH>2&k$jJ)ufHOhLE$4VA|wz+?{-9^{TP`F!OQ=N&*JDHyc2RT zFI#^`SZ!FjV&!etT&bBmL~P;k8}sA*^3?qxL3aKFrptVa=Keg_vRhGhArW<`VImpimlBRb8>yRo@$~P8gZnU?{^( zyhpYT@5bULF?`X_Azb`h?eOtUjbO00jp_zc4!L_SZ2iyw{Yn#IAu09Avpf}2HRzAH zMbhPqeDNofpdV4&8xj%7EnGt%rCWL@DvI-^v5WHdMoD{07T z*=&w#)qdIXYwi01ELkv5K}pcf75BM6jk5=rjrd67Wt-Rq3YWOS8S@|hWI4W&KSG+u zZMx>(WGOc@$wZS_AMt0i-B?PU_*W4_K4(A@w-W<`z^847f+~-ih_FLqp>lqu^JDS6 zEy1D#&4K5^#-Wzj;@tgATab%ycmUq;2LZOn&EdJr??xgyf1}4P9k*Dg6m;96;@yFj zC%vdE@W#pOPW2==LTrwttw+H{p-15g zJ?g9fBh{j1py78vb)2`J_5J>HolT0^Kn=7OobIqU7c7KMr|~O?KPHbIUG{wIZoW$Z@ z3~YM+Y>5br5X@AWrs!YYNtAc{iYLkAp{QxDFnuV7)~v(@^oD}q(67bJBEZ7;KAZnu zqxY^GGbKGXF14nYi&y5jy8Rg+E5?*W%*MCeu_cQqt|!^2%cxWI0Lf^N{e?~r8zlJi zeN7RNfOkBG`;sNG~Gx>>9M~gq@ zJ+d}=w5LoAr$T!rkd}GoiReroUZan*p+NJ}5nN=pzTWE$6yb!@@{=Kk30BF`*mp8| z!VDV|@YWMrVC!pdW$R;}4&nPY5meQM21ZN_-LRWntR+tVBcVbw<9P`k;0ZqZvHxsh zzl-a0lW2DAy)9l25>7iGXG1vh$>@o}hkHwimDIQ!k+Mi5AP#~#0nW^uaC&ND7WylN$@+x`) zuvAYRQHlnNNbx+PMD2$e6r*xa`by%ytwx4mDp53GZcJLJh=j)qxx8;KtwV9Wyi^Rc zaINQ8HZ$)*z7<`WqL(Y|9hw-(Wa0N4rr8^UNOQkOdnKuA3(6a$stQ##C&?t$Rzz7_ zHWs2j+o(`prX1=f9)LX7+G~a>c()V|JM_N2A9SY?(UrR_7uyze!H%2h?_)}@$D;E_ z^SeiB?r*fg5!9tj03|WfjB$oJC5|~P+f9st7h*I;9?qh)6n41n2oJbR%_xYB5-i=% z2uO~>Z&T$!$Y%kdzl9hsRQihgPu5SU`xlA+{QDflY&Dqe&X@;6eQ28^jok_IfdhF+*gni>{b z6>Un2fq_$nn=H}k%^dC@T-n~EXTajCACA|BRM7uPpFzGd0|CE(SXlS54s(Fi^xgMyLU zCr6&zv!&v^gR||1z5)y9K=j`f4eWNejaEj{5QOlE6-Tg3G$#?@6(1gys?Z_Pgl~>; zZ=?IGC_l1px1?e$iGIYr@uXrAoXG0Ae><<9)4)tLcEbfD_QnP-exSQ&%7(9`Hn}2v z`C|bxm1$}E4N)(}gs$bl!ng^3p1^2fvrX%FJkYH%T+0pk1#qo;T+0vL!nig$AZUpSW$G%te%aD{xx zwWkwX`2i?=l`FYQl%~C5pc4Ruq%rCx$2W@!FiLa;p}lUL%EClIW|Ut(l!8##osE;a zGEpkUzYNChg_Ldq(Ia#Y-f7rP8he4X#+f34*g&gC2}RJ`a*M33TVQlX(mT*_Q26Dz zlp+wW!W>SdwxeR->rycp>Yda&4N{pqs=}1g71~3jDWU~vJKn^ccGecs9TuV%Z!O}PUg%u>VB z8H-TG1+)MvS9|Zf7Mw72-f0|UIY@~L#i9{28{%izyO_DX`YZZ2pqU&9a)Ec8ugs18 zFz#%W518a;gJL4BqyLU683PXGjI!$HT0wr*zM(1x1;)2Xp8SOOAMa4_+p`+&nW8x2S~P$^Qh+?ITfQKt0L|7 z*Nns;q1L{;?B~wn;+^b)18sa_2gVytGeDmVaTZvk_2U9^d1BGj?tv?ma~$GI%S@Y7 z7p6lBv=vuR-e!w_j=g$$HQSd++Zp%g37k*YJ1^s>wwtJ)Yiw3)G?XQ&^Vx6g*l#wp zzuwP(cPgdzGQJY?UmXATxtr1NQ_c_SZz%s01QiEMPqbNUhuAh6QmnMMJLpw+4nbOa zMNh?g(P<4wPa^4!ul4%Ly+*a&0XtW6LS=QGsx%*sBhV}RW(&-bzYG4c>)-^J%9~iNmc!{3c^zYK`2ejqtAZ=RN^%TFzZV!hR63*REL~Q`tXqA4LsEJ%o?AfeW81 zjFxWq41g6FcMsb-em}fRjCExUjMwm(C_PdzAu37_u7qt{nSi6*Cse7tQtn_^gR}N% zlecKZR&CtX-Z?0Ie?a6WNjzQ;p7;^?M-VdpMw7qqK8b34?+jytU%w_PIOnV-W@W@? zcL2YoPXo#98p((K_e=4-r0aVDr){SV-OhPjv4QKY|DyA&8RC`Vp^{UO7Ta{k$4hGH z-G>AGk@)7-mkGtQDS(&(=RcEM!aQ1B^k7)6fz*$vAE7V?0N`Rd#gC!UG6xG!Gyz2b z{1(!nK?FKr0}8~Mn-~CyIUuBY*xKGtl?d@j)frD z?Ve~wwP`+2;pVE_aq$MO`me>`s;yQ#XP|&c?%w*o;M4ud=ri*y@+5nW5o^`C{JDY)u8HE8_1=*8t= zrgi86Xy3_f{uZ+9fG%*Q{5+EhPt{83D_ygDK~MBXe0)YXv~}sq$dnSgLr_zrEs{Io z>J?N#XfB*Phr)$}0vC#C442|(bU)CVW#>!6+-;*uz|W--;{xB7R5>utkidN=7Yr;$K0FTtq8d^}P|$o+zp zJdA#o9ZsVHR?|MXQG2*!`g@GDBpwhFT5AYI0@_kDZ6qAv!9@^>3@0#O69R%=K^k$X z@(_KUphDA^sh&!+9?Hr{5xtg*wIZ&-e^pC})k3dBp=P3w7`f*0g<<2dvaIZCsjd&y ztz~*872ziAa}Cp!jL4#smejQ`in@*&{JDPxM5r~2xdut;v}8ENeVZoP?J5-#))KHl z&TP9=h^!OyGRGfbvWL=&Lf6ANmWXwt-DnRa;Zo5a_ELA)6*N)GtqK09Wtoo{CB2;s(bv z-3LiiD#5BS1F-kRCUYT}9a={6&cQ;I3Q{W2ElZQ#vVsqg7tUI&NKpOwB!vRx3jz{e z^b7wy%ef%<9mTM7w;E*&Qiz|pjIbguT<6n*+@{NxRDTAN-Q3J0tPupAnU6(&G(i5F z^rWaTpYpOFkzFI#|Gtd;-{t|jOdy@w>!QYR|tHN;=Tkb%^L zjB9XWd+|#Dk~)^(g049neT+@4sc7cz574Wn@?a zk&B|bdA1ICQ!ReUZ{gcN?&%bMWfwhMMh zPD5o~FIz?+swnhh>0EW=`+yL8SIG&UZ7O>*>5+{v${L5fH;zZ3wQZ8)Ywok?7R zX-A{D%o+UN+#mi@XrV|}%$BKi&;60g`n^I*@1W)kfk4N+G@4S7^bDHRX@3L74|Lvm z(rF2CF%lU&zny8VTT`z=b*2=N9dYy)S=s5{R7)yy z6^)1Mt1(H+0eE6V-3Gekrt3`QA2QeFg5GN5XRE6RWWxaW6Oy-L0#%AH{P29pU;(dS z*p7v|`Kq7=^#|H4?SSmE`Q9W25Z3-2O9h@oB>#fBbN{S5pBSwJYOpb7wU}?d988k(suzb+C<@BWR1h~Agw|6gTi0Tjp5Hfr46AwXbp z*WePIKyV8Xg1hZv!GbIcEWUVf7I)V`f(CaI0>LFnf;&NS_nh<9f6vMPRo!!^YNu+p zwx4->d#bCaXWo7m^`FFKa$}a1v3dT;(C{)ol-rt}PA?kkf1aX2sH#LIk;THny469L zfc#ob&bTuwR{aTG3Y{jFiqy+zTsIf zq+8AQD2+`1lfUkdXJI#H8|4{u$v@7SZJ3J1-z?z2sAe}}c6Cr{uWrJ@ve@m!G1@V3 zD6dt!pI<3c+g3M&a!IZaulJplEk#Q?41b=NXR2AM|48W_(Qm9{ueciv&GRg^)(Sr( z^^oc9tLN)r$eh$mCv|7oazFF^T+LeX!^6MlxH0`E;k59b!Zt0;t{46~s8ci z{Y-aMrpAv`Q*?^BxoGYNRIB_$M6T7fu`fik7`M+rf-Rs*^38D7G075Vnn%-WP^t{y z*PXOj#8dOiica{4Dz#P1qaQ8eI@Iik(KgfB_hdc$FI(KRct(p__00(UT@5qdxP4;k z@Ml7%ahExsWEcFr=Tl%>E22ST7=IcAW)<~QOZO^AGH;C}_NP?Dk}T{EZ5*>_l~1(F zu#FW%HtX6=dJwvGE{k?4|F+f>%Gq)n^@0a;IEZMJ$}a*#n)R*hSKL7psdt-CQ>+Xg zGdjqr&MC!?s;gA7PoYahMbHgj@Bz+ zi4*^>xN*=34*~%*91Kn8STw6wnwiWks4h{N1YOI|QkLYQJ=z-1ZTo0eUqwfX_K}lA z(~TZ660I;A`=<0-eU&rcojl*3Wj*xS{N7<GNp-sky^sKxdXm)t!-$N z>IF|5gj6;$OX!gKO)^u-`?T@!f#ceO2EbUasAQPoQ3YtB0b|we+RVW+VcpsO`;Bb% zFA-zU^7{ij$vfu=L=re5kE|1=$`GN|4*E34*5m8Lr{BTASuZDJ@*Gehhn{IZtz9T+mwj_+st$4cpj|R(@i-x!;AciX3PF}fR-+qz zh-vLPOLR^C&cr`v$XTRv+7IO^#x)ARw6z@4xcZ9=i|Za{oFm?v0Qb3R1kc7k!IUp<+{QkMPn_+wpw0UGN8GG#pcsDVnk3$5r9m=kT&eW? zZQ>z^#*`QD3I+H(=wd0Sz3w~LNF?ZY@Cd_=P>u7(Z{OUJfovPHhZ!9VKhxB$5L(vDrM`Me?=IQ@wqIO!`4ya$!U|Js>@Wga zauX>IZAU5J)UA`KecYXQ-^>stMgA>6t@tN<@Ze_(Miq**!o8k~dTC>^svis6y%20` zB9Q2TkK+s^q8lg1JYoqkTtZ9_=!~>s1u+=r*Ijp9$KLAbSA^$`b2DEil@8s@Kw!ar_%qh9xYH_d$egl~Ih^z)QS zXR_p)laGl&b2m{(eH8Fo1!|_Trb-Vtbk5@?_A?5O~XhWrL?Bs&tCl#>4vd@)I`g zV`{#e<`e7nAZC1y31|7GwTWDAx|zJty9CK?AB$wnV~#D*IK5N$9yO50i^@d7UE<1a z?UU&iG9ZgKDP*8tJyQG^6{RoGE}qahg^4zI38V5{JSxGUFmBb$NRwS@~|mw zrGq|LRj5)b>2N_Dh8MslOSelja;N1?Ne8nPJLhG6j7ZgvR4aLmUqG~Gb^!Q(0Ny-` z#^8QJNn9RFX3pqG#iqCr-cvG7E{WbCh0kmi> ze+oNxdl|>wYOEmucBakVB}l5GyNlE!)b33!PzJW0i`wS@z*i8pYcqxDaSGx~Vd$|4 zt!jf0n-Uqdu-oZWm~kxnH@wF$840N7I?@EHMX2s+KhjO9SOH!D!qqIajns?17o%aA zM2-H{L0su2BVC0>@QoB-%!pG1#OUmP`nxx%*oV=9D$_jRrsdN%8Y2_OIZ^;sRiwM2 zwMFx|b8_u?jRVSb@^MnY%N(^WUPf7hVr_K1wGpMmcRYQfPd1Eso{?baW1&X4e}fDc z#b9apl*SfJlb=eV#!xm-AF?wG>4IhaF)5DRE{MzfEp$emUZ;vB_3~Mq$b?<9%Yh!9 z=*Yy&W7UEBt{v`Cc?WrgwTIqqWHL&mmN9xug$rA(%b?P)L*2skHVQcuk;5*H`)9FB zyLDWepOfH|u=NJi**bcHt!aZ=O-nrFfh{3$GLH}r_2GIwr*4i=zb_3Y2B^46tASVrpIr1j+xh7ll+akuY*=ne4%uSm?&a)SwY$eQC5l4)w|tm1PY zxfI|x8!uuwj-L{}4kOX9ZFf*1bdncKu^|p_y|**r&1Ie~8(jC4MvW1BzB0Yz$&$jW z#Jc|Ca+pC8GI;|`IC8+7{i6EO8Af28W(?b-eXy;(gf~lPs~o$ZVz_SqTiXL{KX1R5z&7LcX05a5< zIzgGtcxBocWAn>;5e{HOHbQ~7+8lD|%@Q~|ElJHC@n(RFwvT;u{HVYtF^!4t>^B%a z0m><^ki&2FWZ)2kTPc*Q}<8d(v;|>@YY-Y%y%h*k+OBMh&Xthi6Wu3P+o- z;}2>k{@QGq^{fwNj`Hk`@<++%js{g~TY3yj-In~lG-#xJ1HKReP{w1NwK_O;H4&g? zSSJy9p6_T_1r`aUszooZ5D&D~Sc@k7;UGr;Ub0z>_+44&0@8$wI7@g{jcBsCTp)33 zdgun9z!K?ptNeNFeq48R*c6Xh*@mI zkqNxq;F7UE*^BbqWNUYaJgKZ56k;6{o1B~>6T9-|$Td>W zX}RLrb{kmtw0AhI;e52xxp+Zoc>mCM zeEzVD7g}wMPjM6GvAWhNava-5x2hifm1CE6LL2$YL2F>((*tqn-Hbz+pwk`U^dg$e zATC~jOkSJ9ZO{gc>b%=&X{o5MUo@OuvO#t!fsR++L#O2e)kJ7)KMM5BA2gtKBMJv& zvwQ_8&REm3RUjdLs=C%GEiNNL4XAs`%x@1AH#`9B10os7o(mltq^~p<8*;d#{786W zRS_u{IP`9qUz!bAisn)KgugbN)D-;%$8#T#;9o&fUISR%lo_&qJ%s|yBvU|T!inDN zkGXAxjU2-90uyo6US=Ud)-#C(f-!g-@Eu+Y#&FPoH3` zp^F^pjx)Y0?)R&wW|gV#nn%+UAH;styj+1Sa5!hisUjN4*ahevh? z;5*lhHu|hOeXNl(g(g0T-RJgZ9W;h)CH@eu&d+$yA6w3M_G6nK9|^MJTf|BXl0M9m zoZgA%NdZhS(g4x6>-Jdv!s-Pj&q8pvihwaQjf8lbFNE$orZOWLdNU$_@k)Vkw$b7% z3WLc8kGAxm9&a_#;!%T_;#VNed$daDYQ2Z3#5QEtk>CPuG%Ic8ErwAzqXkF4v5UEo zlr=Q1p4fdck-5v2GJTVbijk#vt0U!mIU@4FKgv>BXdyrf#?_JXax0@l*!`6V%kXi=6lJA3+nlj z(9YI%-&8&Ed<;LxnexYb!fX)n>B59>phw<4zXkzMAN3D=ENVP@y3LN;)`Nt#+Tnhn zeM~nifx{YAi=0dW-0+oR)368%zulGCsKc=_*;gJr%04JC$0Ut-T}T3O7gt#@M!ZU9 zTzk8j+*+8NjGuGBpRP0PsINWFzMm;lfFa<<;U&w-HEtv zA>MU&D&&W}B{!u9P0Seg=(_XcvWE{34=#O7bo6WFeea-edlRoqh(-plE*h^c#_YEm zKJ8DeM{rZxSmPGd0)sp}XAiP~!D;&6%NcTQwNOkIpML&Ig>E69A|~yvIWZxUqB02~ z@l$nPYCFT0RC&s2FRsiUzEW7&%62qp|FT}%+_Ny&KMo|B|)?jYXxP-x<*P?@At(yI*K zs(OWqSB?#UBu7+LV0hWLxOEC557(#KXe1Xh()pvGbx3r+N$Z#-uHFa{xPPIPsS5;T}e3&D(7vl=?~bxoE;4J=J3kp zgB_|NtO29^sube_4=8PYIpO73wgMwVk3JBGM_qV1eXd?FlnwwsEv3f*w`r#FCS{v) zt?1~3IJl+d4YCw|fz{v{@n~BGNe7-{G^Z~VFa)7_>gNkB8{;Ls?GzA}$f|{Bm`mOs zi|j8MWm?jcEjBzvP41Y@tbwpV_;9$pi!ldr;z>bPdzDgMC!cBHnLu%>g)%`g%v-iT zGI%9GmK|dVHba}A9aB-PqUftVv#3nIkYlowd6(lm zd?bZ$IrT3H9^(gCcBe{@8?G|I$w{Lz;iE8+7RhVM0a!~h@RyG=vjZV-z1;k{xd&+ZYdU&XH7C_xIH-nQP4Fo1$$4;Sawz&2{9+!Td23rU=Xn(88oUrsz4Y9)(ncJ^ zJ6;pNArs9#>X;ZZQfs^)^P6wIm_DVuT`B+#YTJdK0^e2ow=qQ2XV_-d3GY`dl2NxM zc7#}`~B13nWBsL<)_9%|xYzD7gYMHNWU$h$~!Bl37fn=3K zgGYe)3I#2ySL|kA(~@e>6*lyTHBMn8QawYJs)35ArRMlUzN$0HF889a)Qu3t_dhEg za!>F57rv00eyXx@qJAgH!+#JD9GaQeZ^tK$92zUn+F!kv4jFM--AFE%M5Xlee^q&= za+$C@Eg6XM%!%-PYqwLGxWY`GA%8A--UJ)f$MUeIr1AQEAEWTx4Gcuvh$A5+~%JWrwdT#s_I%o|&-|FMg zlj>t*7fHBgViify(mH_yL@TugeX%L_lU;QO{BB;vA4i0^?x>asqSln6)lZs+;qTVv0r^S*kXbL-J zjxm@Bx;Ox%mnL+BOv=v^bZt%)T7FtY8Zs%}L@04r&a#T3P4LALvFTW2AgY04a&Mr3 z)qsf=w3w9A>pQ~SUhtw=yM>$CR&#+OBSnYY3go^;O&sGzT+IpP=~Z?raw{t9!wnh| zA!)BEE@1a*vjb#)hLVBMvd!J(VQY3u5C$wm(up0I(evy9FXKwhyLbVl6?%64^)x#j zAVrzo1L#_;qv@NLwuu47r&MnnV#O9)gDW!AjRpaWl2`X^$;%1gt24<@c@#n3up0X zKKozbyQ1ScVv9|1y8f&hr41S?A-pV{YOl7bNe3#L)Wq%CoiQn_q(^iw6en6zrHXAt z#^M#J<92|#;Yf8h?}o161`1Suc-cTs+XBHCcQ74{jWkv2{w866qT!sNO_R`r&=8Qk zqmaGr+iS)wKU-vV@M6ndxC6JX$K&H+p)-;h-YK;$bc(K}wexr)i~)JUI)mE7I!T(u z?Bh*k6E57CNmwjp-Z#^_Q%;H86gNT>ajg?*?j6ooKJM&phH#^6$&)OD!RrP62*{%u zMRL4PIu@?;Cmm3Q6>v54)hdq$O$4V#F9}CtKL^0OMWF``FHwe*u1`pQPMKQP1_EI~ zv;;FkRYt+gs-pOHnU~gq>7jHwGqELC)#D`DV9W@ZP|?cz9=))s;DEziGEC2G&@6q$ zWnV@cVD@GQeS0x~Y9zp81$=KpUM!EE$m7C7QXr2U!HMR^G2%s=lh$~XM%78K>^F38 zL=B(=Eadm}xuCr%g|U51uWT_FS(sEc;@>-SEjG^U&tinu;F3d&7&DWxYPHm7xZeT3 zV?*IoM&G1AXYFe~zKf3vs4KO6wRFj$;hLEdw@`GoV3i{Z|ob5l3~)5m0uuU)MIW(V2xHEpee+)AAsu9L*$XVmI%Ok=Z?L4ZC= zWMhFWFOr6dGiexCsm+%nRW>my0;PhTCLx-rix#~_j_mqlN91sZ-l+`zfD1IUQ|Y{y z8-h#*U-y63)yWMF!gnN3Ucf*Fls0&6}~hS?TolX zSw7+11|nR*^l(jQ?~|)~_gI7hXDaAHVKCM}IdN92%(=Xta8HKNS!>c+*zyd&^2>%- zh=~w2`Q?w)K7Mp6xc;;%$lLV50d6V}9r9SKD6tU(WPJ14r51lxZ_{5EepI6|c z8qT;%D>G9%f|7a%;tsG_jrw!wD7l|kjlm0+gF<>O8!8vvtoam}^S6^nqBjeFE?C~f z)bVb-U)o4XXm7V?HypH6`Frkk`gFatfbYqd{O~&%YnKJZuUX(+N%z^j#fu{=4vOHl z^F;sD@%r&f?uXko8;mDccTYnFgM#ne&My^wAo(FT7|z+9KrRSQMP!BV{E27uf%XjL#jbGei8JQzS@8{Qrn_h2~!%&Htw^2>&jx z&+h^2P7?1}Vj>}hBWlg`4|)#b@PEqwr*ZywYyB_aKb^pT5&vp_J+A)({1=AczlZ!s zn%O^Hdw)NJnecx(!|!$Yk9qHR>OXB|f2V>(|2-8UtoR-LPa)Lb!S)jW3jB9H)bH?r z`ZfLz_m=zrhX1$V|FKf~U;ID!A-Jmlg3pUsH~sgJ|CuHD_mHhz{|)lbE(iV3-iQE+ O0I3uWVHSb^f%!jbZ~tZh diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx.v deleted file mode 100644 index 880b5682..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx.v +++ /dev/null @@ -1,85 +0,0 @@ - -// file: selectio_lvds_rx.v -// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved. -// -// This file contains confidential and proprietary information -// of Xilinx, Inc. and is protected under U.S. and -// international copyright and other intellectual property -// laws. -// -// DISCLAIMER -// This disclaimer is not a license and does not grant any -// rights to the materials distributed herewith. Except as -// otherwise provided in a valid license issued to you by -// Xilinx, and to the maximum extent permitted by applicable -// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -// (2) Xilinx shall not be liable (whether in contract or tort, -// including negligence, or under any other theory of -// liability) for any loss or damage of any kind or nature -// related to, arising under or in connection with these -// materials, including for any direct, or any indirect, -// special, incidental, or consequential loss or damage -// (including loss of data, profits, goodwill, or any type of -// loss or damage suffered as a result of any action brought -// by a third party) even if such damage or loss was -// reasonably foreseeable or Xilinx had been advised of the -// possibility of the same. -// -// CRITICAL APPLICATIONS -// Xilinx products are not designed or intended to be fail- -// safe, or for use in any application requiring fail-safe -// performance, such as life-support or safety devices or -// systems, Class III medical devices, nuclear facilities, -// applications related to the deployment of airbags, or any -// other applications that could lead to death, personal -// injury, or severe property or environmental damage -// (individually and collectively, "Critical -// Applications"). Customer assumes the sole risk and -// liability of any use of Xilinx products in Critical -// Applications, subject only to applicable laws and -// regulations governing limitations on product liability. -// -// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -// PART OF THIS FILE AT ALL TIMES. -//---------------------------------------------------------------------------- -// User entered comments -//---------------------------------------------------------------------------- -// None -//---------------------------------------------------------------------------- - -`timescale 1ps/1ps - -(* CORE_GENERATION_INFO = "selectio_lvds_rx,selectio_wiz_v5_1_13,{component_name=selectio_lvds_rx,bus_dir=INPUTS,bus_sig_type=SINGLE,bus_io_std=LVCMOS33,use_serialization=false,use_phase_detector=false,serialization_factor=4,enable_bitslip=false,enable_train=false,system_data_width=2,bus_in_delay=NONE,bus_out_delay=NONE,clk_sig_type=SINGLE,clk_io_std=LVCMOS18,clk_buf=BUFIO2,active_edge=RISING,clk_delay=NONE,selio_bus_in_delay=NONE,selio_bus_out_delay=NONE,selio_clk_buf=MMCM,selio_active_edge=SDR,selio_ddr_alignment=SAME_EDGE_PIPELINED,selio_oddr_alignment=SAME_EDGE,ddr_alignment=C0,selio_interface_type=NETWORKING,interface_type=NETWORKING,selio_bus_in_tap=0,selio_bus_out_tap=0,selio_clk_io_std=LVCMOS33,selio_clk_sig_type=SINGLE}" *) - -module selectio_lvds_rx - // width of the data for the system - #(parameter SYS_W = 2, - // width of the data for the device - parameter DEV_W = 2) - ( - // From the system into the device - input [SYS_W-1:0] data_in_from_pins, - output [DEV_W-1:0] data_in_to_device, - input clk_in, // Fast clock input from PLL/MMCM - input io_reset); - - - selectio_lvds_rx_selectio_wiz - #( - .SYS_W(SYS_W), - .DEV_W(DEV_W) - ) - inst - ( - .data_in_from_pins(data_in_from_pins), - .data_in_to_device(data_in_to_device), - .clk_in(clk_in), - .io_reset(io_reset) -); - -endmodule - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx.veo b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx.veo deleted file mode 100644 index 6f4444f8..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx.veo +++ /dev/null @@ -1,67 +0,0 @@ - -// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved. -// -// This file contains confidential and proprietary information -// of Xilinx, Inc. and is protected under U.S. and -// international copyright and other intellectual property -// laws. -// -// DISCLAIMER -// This disclaimer is not a license and does not grant any -// rights to the materials distributed herewith. Except as -// otherwise provided in a valid license issued to you by -// Xilinx, and to the maximum extent permitted by applicable -// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -// (2) Xilinx shall not be liable (whether in contract or tort, -// including negligence, or under any other theory of -// liability) for any loss or damage of any kind or nature -// related to, arising under or in connection with these -// materials, including for any direct, or any indirect, -// special, incidental, or consequential loss or damage -// (including loss of data, profits, goodwill, or any type of -// loss or damage suffered as a result of any action brought -// by a third party) even if such damage or loss was -// reasonably foreseeable or Xilinx had been advised of the -// possibility of the same. -// -// CRITICAL APPLICATIONS -// Xilinx products are not designed or intended to be fail- -// safe, or for use in any application requiring fail-safe -// performance, such as life-support or safety devices or -// systems, Class III medical devices, nuclear facilities, -// applications related to the deployment of airbags, or any -// other applications that could lead to death, personal -// injury, or severe property or environmental damage -// (individually and collectively, "Critical -// Applications"). Customer assumes the sole risk and -// liability of any use of Xilinx products in Critical -// Applications, subject only to applicable laws and -// regulations governing limitations on product liability. -// -// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -// PART OF THIS FILE AT ALL TIMES. - - -// The following must be inserted into your Verilog file for this -// core to be instantiated. Change the instance name and port connections -// (in parentheses) to your own signal names. - -//----------- Begin Cut here for INSTANTIATION Template ---// INST_TAG -// User NOTES: -//None - - selectio_lvds_rx - instance_name - ( - .data_in_from_pins(data_in_from_pins), // input [1:0] data_in_from_pins - .data_in_to_device(data_in_to_device), // output [1:0] data_in_to_device - .clk_in(clk_in), // input clk_in - .io_reset(io_reset) // input io_reset -); - -// INST_TAG_END ------ End INSTANTIATION Template --------- - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v deleted file mode 100644 index 5f3e4aa0..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v +++ /dev/null @@ -1,115 +0,0 @@ - -// file: selectio_lvds_rx_selectio_wiz.v -// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved. -// -// This file contains confidential and proprietary information -// of Xilinx, Inc. and is protected under U.S. and -// international copyright and other intellectual property -// laws. -// -// DISCLAIMER -// This disclaimer is not a license and does not grant any -// rights to the materials distributed herewith. Except as -// otherwise provided in a valid license issued to you by -// Xilinx, and to the maximum extent permitted by applicable -// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -// (2) Xilinx shall not be liable (whether in contract or tort, -// including negligence, or under any other theory of -// liability) for any loss or damage of any kind or nature -// related to, arising under or in connection with these -// materials, including for any direct, or any indirect, -// special, incidental, or consequential loss or damage -// (including loss of data, profits, goodwill, or any type of -// loss or damage suffered as a result of any action brought -// by a third party) even if such damage or loss was -// reasonably foreseeable or Xilinx had been advised of the -// possibility of the same. -// -// CRITICAL APPLICATIONS -// Xilinx products are not designed or intended to be fail- -// safe, or for use in any application requiring fail-safe -// performance, such as life-support or safety devices or -// systems, Class III medical devices, nuclear facilities, -// applications related to the deployment of airbags, or any -// other applications that could lead to death, personal -// injury, or severe property or environmental damage -// (individually and collectively, "Critical -// Applications"). Customer assumes the sole risk and -// liability of any use of Xilinx products in Critical -// Applications, subject only to applicable laws and -// regulations governing limitations on product liability. -// -// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -// PART OF THIS FILE AT ALL TIMES. -//---------------------------------------------------------------------------- -// User entered comments -//---------------------------------------------------------------------------- -// None -//---------------------------------------------------------------------------- - -`timescale 1ps/1ps - -module selectio_lvds_rx_selectio_wiz - // width of the data for the system - #(parameter SYS_W = 2, - // width of the data for the device - parameter DEV_W = 2) - ( - // From the system into the device - input [SYS_W-1:0] data_in_from_pins, - output [DEV_W-1:0] data_in_to_device, - input clk_in, // Fast clock input from PLL/MMCM - input io_reset); - wire clock_enable = 1'b1; - // Signal declarations - ////------------------------------ - // After the buffer - wire [SYS_W-1:0] data_in_from_pins_int; - // Between the delay and serdes - wire [SYS_W-1:0] data_in_from_pins_delay; - // Create the clock logic - - - assign clk_in_int_buf = clk_in; // clock coming from MMCM - - // We have multiple bits- step over every bit, instantiating the required elements - genvar pin_count; - generate for (pin_count = 0; pin_count < SYS_W; pin_count = pin_count + 1) begin: pins - // Instantiate the buffers - ////------------------------------ - // Instantiate a buffer for every bit of the data bus - IBUF - #(.IOSTANDARD ("LVCMOS33")) - ibuf_inst - (.I (data_in_from_pins [pin_count]), - .O (data_in_from_pins_int[pin_count])); - - // Pass through the delay - ////------------------------------- - assign data_in_from_pins_delay[pin_count] = data_in_from_pins_int[pin_count]; - - // Connect the delayed data to the fabric - ////-------------------------------------- - - // Pack the registers into the IOB - - wire data_in_to_device_int; - (* IOB = "true" *) - FDRE fdre_in_inst - (.D (data_in_from_pins_delay[pin_count]), - .C (clk_in_int_buf), - .CE (clock_enable), - .R (io_reset), - .Q (data_in_to_device_int) - ); - assign data_in_to_device[pin_count] = data_in_to_device_int; - end - endgenerate - -//// NO ODELAY - -endmodule diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_sim_netlist.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_sim_netlist.v deleted file mode 100644 index 925586ae..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_sim_netlist.v +++ /dev/null @@ -1,168 +0,0 @@ -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// -------------------------------------------------------------------------------- -// Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 -// Date : Sun Mar 19 18:25:55 2023 -// Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode funcsim -// D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.v -// Design : selectio_lvds_rx -// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified -// or synthesized. This netlist cannot be used for SDF annotated simulation. -// Device : xc7k410tffg900-2 -// -------------------------------------------------------------------------------- -`timescale 1 ps / 1 ps - -(* DEV_W = "2" *) (* SYS_W = "2" *) -(* NotValidForBitStream *) -module selectio_lvds_rx - (data_in_from_pins, - data_in_to_device, - clk_in, - io_reset); - input [1:0]data_in_from_pins; - output [1:0]data_in_to_device; - input clk_in; - input io_reset; - - wire clk_in; - (* IBUF_LOW_PWR *) (* IOSTANDARD = "LVCMOS33" *) wire [1:0]data_in_from_pins; - wire [1:0]data_in_to_device; - wire io_reset; - - (* DEV_W = "2" *) - (* SYS_W = "2" *) - selectio_lvds_rx_selectio_lvds_rx_selectio_wiz inst - (.clk_in(clk_in), - .data_in_from_pins(data_in_from_pins), - .data_in_to_device(data_in_to_device), - .io_reset(io_reset)); -endmodule - -(* DEV_W = "2" *) (* ORIG_REF_NAME = "selectio_lvds_rx_selectio_wiz" *) (* SYS_W = "2" *) -module selectio_lvds_rx_selectio_lvds_rx_selectio_wiz - (data_in_from_pins, - data_in_to_device, - clk_in, - io_reset); - input [1:0]data_in_from_pins; - output [1:0]data_in_to_device; - input clk_in; - input io_reset; - - wire clk_in; - wire [1:0]data_in_from_pins; - wire [1:0]data_in_from_pins_int; - wire [1:0]data_in_to_device; - wire io_reset; - - (* BOX_TYPE = "PRIMITIVE" *) - (* IOB = "TRUE" *) - FDRE #( - .INIT(1'b0), - .IS_C_INVERTED(1'b0), - .IS_D_INVERTED(1'b0), - .IS_R_INVERTED(1'b0)) - \pins[0].fdre_in_inst - (.C(clk_in), - .CE(1'b1), - .D(data_in_from_pins_int[0]), - .Q(data_in_to_device[0]), - .R(io_reset)); - (* BOX_TYPE = "PRIMITIVE" *) - (* CAPACITANCE = "DONT_CARE" *) - (* IBUF_DELAY_VALUE = "0" *) - (* IFD_DELAY_VALUE = "AUTO" *) - IBUF \pins[0].ibuf_inst - (.I(data_in_from_pins[0]), - .O(data_in_from_pins_int[0])); - (* BOX_TYPE = "PRIMITIVE" *) - (* IOB = "TRUE" *) - FDRE #( - .INIT(1'b0), - .IS_C_INVERTED(1'b0), - .IS_D_INVERTED(1'b0), - .IS_R_INVERTED(1'b0)) - \pins[1].fdre_in_inst - (.C(clk_in), - .CE(1'b1), - .D(data_in_from_pins_int[1]), - .Q(data_in_to_device[1]), - .R(io_reset)); - (* BOX_TYPE = "PRIMITIVE" *) - (* CAPACITANCE = "DONT_CARE" *) - (* IBUF_DELAY_VALUE = "0" *) - (* IFD_DELAY_VALUE = "AUTO" *) - IBUF \pins[1].ibuf_inst - (.I(data_in_from_pins[1]), - .O(data_in_from_pins_int[1])); -endmodule -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_sim_netlist.vhdl b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_sim_netlist.vhdl deleted file mode 100644 index 8998975d..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_sim_netlist.vhdl +++ /dev/null @@ -1,121 +0,0 @@ --- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. --- -------------------------------------------------------------------------------- --- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 --- Date : Sun Mar 19 18:25:55 2023 --- Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode funcsim --- D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.vhdl --- Design : selectio_lvds_rx --- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or --- synthesized. This netlist cannot be used for SDF annotated simulation. --- Device : xc7k410tffg900-2 --- -------------------------------------------------------------------------------- -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; -library UNISIM; -use UNISIM.VCOMPONENTS.ALL; -entity selectio_lvds_rx_selectio_lvds_rx_selectio_wiz is - port ( - data_in_from_pins : in STD_LOGIC_VECTOR ( 1 downto 0 ); - data_in_to_device : out STD_LOGIC_VECTOR ( 1 downto 0 ); - clk_in : in STD_LOGIC; - io_reset : in STD_LOGIC - ); - attribute DEV_W : integer; - attribute DEV_W of selectio_lvds_rx_selectio_lvds_rx_selectio_wiz : entity is 2; - attribute ORIG_REF_NAME : string; - attribute ORIG_REF_NAME of selectio_lvds_rx_selectio_lvds_rx_selectio_wiz : entity is "selectio_lvds_rx_selectio_wiz"; - attribute SYS_W : integer; - attribute SYS_W of selectio_lvds_rx_selectio_lvds_rx_selectio_wiz : entity is 2; -end selectio_lvds_rx_selectio_lvds_rx_selectio_wiz; - -architecture STRUCTURE of selectio_lvds_rx_selectio_lvds_rx_selectio_wiz is - signal data_in_from_pins_int : STD_LOGIC_VECTOR ( 1 downto 0 ); - attribute BOX_TYPE : string; - attribute BOX_TYPE of \pins[0].fdre_in_inst\ : label is "PRIMITIVE"; - attribute IOB : string; - attribute IOB of \pins[0].fdre_in_inst\ : label is "TRUE"; - attribute BOX_TYPE of \pins[0].ibuf_inst\ : label is "PRIMITIVE"; - attribute CAPACITANCE : string; - attribute CAPACITANCE of \pins[0].ibuf_inst\ : label is "DONT_CARE"; - attribute IBUF_DELAY_VALUE : string; - attribute IBUF_DELAY_VALUE of \pins[0].ibuf_inst\ : label is "0"; - attribute IFD_DELAY_VALUE : string; - attribute IFD_DELAY_VALUE of \pins[0].ibuf_inst\ : label is "AUTO"; - attribute BOX_TYPE of \pins[1].fdre_in_inst\ : label is "PRIMITIVE"; - attribute IOB of \pins[1].fdre_in_inst\ : label is "TRUE"; - attribute BOX_TYPE of \pins[1].ibuf_inst\ : label is "PRIMITIVE"; - attribute CAPACITANCE of \pins[1].ibuf_inst\ : label is "DONT_CARE"; - attribute IBUF_DELAY_VALUE of \pins[1].ibuf_inst\ : label is "0"; - attribute IFD_DELAY_VALUE of \pins[1].ibuf_inst\ : label is "AUTO"; -begin -\pins[0].fdre_in_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => clk_in, - CE => '1', - D => data_in_from_pins_int(0), - Q => data_in_to_device(0), - R => io_reset - ); -\pins[0].ibuf_inst\: unisim.vcomponents.IBUF - port map ( - I => data_in_from_pins(0), - O => data_in_from_pins_int(0) - ); -\pins[1].fdre_in_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => clk_in, - CE => '1', - D => data_in_from_pins_int(1), - Q => data_in_to_device(1), - R => io_reset - ); -\pins[1].ibuf_inst\: unisim.vcomponents.IBUF - port map ( - I => data_in_from_pins(1), - O => data_in_from_pins_int(1) - ); -end STRUCTURE; -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; -library UNISIM; -use UNISIM.VCOMPONENTS.ALL; -entity selectio_lvds_rx is - port ( - data_in_from_pins : in STD_LOGIC_VECTOR ( 1 downto 0 ); - data_in_to_device : out STD_LOGIC_VECTOR ( 1 downto 0 ); - clk_in : in STD_LOGIC; - io_reset : in STD_LOGIC - ); - attribute NotValidForBitStream : boolean; - attribute NotValidForBitStream of selectio_lvds_rx : entity is true; - attribute DEV_W : integer; - attribute DEV_W of selectio_lvds_rx : entity is 2; - attribute SYS_W : integer; - attribute SYS_W of selectio_lvds_rx : entity is 2; -end selectio_lvds_rx; - -architecture STRUCTURE of selectio_lvds_rx is - attribute DEV_W of inst : label is 2; - attribute SYS_W of inst : label is 2; -begin -inst: entity work.selectio_lvds_rx_selectio_lvds_rx_selectio_wiz - port map ( - clk_in => clk_in, - data_in_from_pins(1 downto 0) => data_in_from_pins(1 downto 0), - data_in_to_device(1 downto 0) => data_in_to_device(1 downto 0), - io_reset => io_reset - ); -end STRUCTURE; diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_stub.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_stub.v deleted file mode 100644 index eadd56c4..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_stub.v +++ /dev/null @@ -1,23 +0,0 @@ -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// -------------------------------------------------------------------------------- -// Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 -// Date : Sun Mar 19 18:25:55 2023 -// Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode synth_stub -// D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.v -// Design : selectio_lvds_rx -// Purpose : Stub declaration of top-level module interface -// Device : xc7k410tffg900-2 -// -------------------------------------------------------------------------------- - -// This empty module with port declaration file causes synthesis tools to infer a black box for IP. -// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. -// Please paste the declaration into a Verilog source file or add the file as an additional source. -module selectio_lvds_rx(data_in_from_pins, data_in_to_device, clk_in, - io_reset) -/* synthesis syn_black_box black_box_pad_pin="data_in_from_pins[1:0],data_in_to_device[1:0],clk_in,io_reset" */; - input [1:0]data_in_from_pins; - output [1:0]data_in_to_device; - input clk_in; - input io_reset; -endmodule diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_stub.vhdl b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_stub.vhdl deleted file mode 100644 index 681e6822..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx/selectio_lvds_rx_stub.vhdl +++ /dev/null @@ -1,31 +0,0 @@ --- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. --- -------------------------------------------------------------------------------- --- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 --- Date : Sun Mar 19 18:25:55 2023 --- Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode synth_stub --- D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.vhdl --- Design : selectio_lvds_rx --- Purpose : Stub declaration of top-level module interface --- Device : xc7k410tffg900-2 --- -------------------------------------------------------------------------------- -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; - -entity selectio_lvds_rx is - Port ( - data_in_from_pins : in STD_LOGIC_VECTOR ( 1 downto 0 ); - data_in_to_device : out STD_LOGIC_VECTOR ( 1 downto 0 ); - clk_in : in STD_LOGIC; - io_reset : in STD_LOGIC - ); - -end selectio_lvds_rx; - -architecture stub of selectio_lvds_rx is -attribute syn_black_box : boolean; -attribute black_box_pad_pin : string; -attribute syn_black_box of stub : architecture is true; -attribute black_box_pad_pin of stub : architecture is "data_in_from_pins[1:0],data_in_to_device[1:0],clk_in,io_reset"; -begin -end; diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx.v deleted file mode 100644 index e58d2865..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx.v +++ /dev/null @@ -1,87 +0,0 @@ - -// file: selectio_lvds_tx.v -// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved. -// -// This file contains confidential and proprietary information -// of Xilinx, Inc. and is protected under U.S. and -// international copyright and other intellectual property -// laws. -// -// DISCLAIMER -// This disclaimer is not a license and does not grant any -// rights to the materials distributed herewith. Except as -// otherwise provided in a valid license issued to you by -// Xilinx, and to the maximum extent permitted by applicable -// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -// (2) Xilinx shall not be liable (whether in contract or tort, -// including negligence, or under any other theory of -// liability) for any loss or damage of any kind or nature -// related to, arising under or in connection with these -// materials, including for any direct, or any indirect, -// special, incidental, or consequential loss or damage -// (including loss of data, profits, goodwill, or any type of -// loss or damage suffered as a result of any action brought -// by a third party) even if such damage or loss was -// reasonably foreseeable or Xilinx had been advised of the -// possibility of the same. -// -// CRITICAL APPLICATIONS -// Xilinx products are not designed or intended to be fail- -// safe, or for use in any application requiring fail-safe -// performance, such as life-support or safety devices or -// systems, Class III medical devices, nuclear facilities, -// applications related to the deployment of airbags, or any -// other applications that could lead to death, personal -// injury, or severe property or environmental damage -// (individually and collectively, "Critical -// Applications"). Customer assumes the sole risk and -// liability of any use of Xilinx products in Critical -// Applications, subject only to applicable laws and -// regulations governing limitations on product liability. -// -// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -// PART OF THIS FILE AT ALL TIMES. -//---------------------------------------------------------------------------- -// User entered comments -//---------------------------------------------------------------------------- -// None -//---------------------------------------------------------------------------- - -`timescale 1ps/1ps - -(* CORE_GENERATION_INFO = "selectio_lvds_tx,selectio_wiz_v5_1_13,{component_name=selectio_lvds_tx,bus_dir=OUTPUTS,bus_sig_type=SINGLE,bus_io_std=LVCMOS33,use_serialization=false,use_phase_detector=false,serialization_factor=4,enable_bitslip=false,enable_train=false,system_data_width=4,bus_in_delay=NONE,bus_out_delay=NONE,clk_sig_type=SINGLE,clk_io_std=LVCMOS18,clk_buf=BUFIO2,active_edge=RISING,clk_delay=NONE,selio_bus_in_delay=NONE,selio_bus_out_delay=NONE,selio_clk_buf=BUFIO,selio_active_edge=SDR,selio_ddr_alignment=SAME_EDGE_PIPELINED,selio_oddr_alignment=SAME_EDGE,ddr_alignment=C0,selio_interface_type=NETWORKING,interface_type=NETWORKING,selio_bus_in_tap=0,selio_bus_out_tap=0,selio_clk_io_std=LVCMOS33,selio_clk_sig_type=SINGLE}" *) - -module selectio_lvds_tx - // width of the data for the system - #(parameter SYS_W = 4, - // width of the data for the device - parameter DEV_W = 4) - ( - // From the device out to the system - input [DEV_W-1:0] data_out_from_device, - output [SYS_W-1:0] data_out_to_pins, - input clk_in, // Single ended clock from IOB - output clk_out, - input io_reset); - - - selectio_lvds_tx_selectio_wiz - #( - .SYS_W(SYS_W), - .DEV_W(DEV_W) - ) - inst - ( - .data_out_from_device(data_out_from_device), - .data_out_to_pins(data_out_to_pins), - .clk_in(clk_in), - .clk_out(clk_out), - .io_reset(io_reset) -); - -endmodule - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx.veo b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx.veo deleted file mode 100644 index 4ede0b3d..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx.veo +++ /dev/null @@ -1,68 +0,0 @@ - -// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved. -// -// This file contains confidential and proprietary information -// of Xilinx, Inc. and is protected under U.S. and -// international copyright and other intellectual property -// laws. -// -// DISCLAIMER -// This disclaimer is not a license and does not grant any -// rights to the materials distributed herewith. Except as -// otherwise provided in a valid license issued to you by -// Xilinx, and to the maximum extent permitted by applicable -// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -// (2) Xilinx shall not be liable (whether in contract or tort, -// including negligence, or under any other theory of -// liability) for any loss or damage of any kind or nature -// related to, arising under or in connection with these -// materials, including for any direct, or any indirect, -// special, incidental, or consequential loss or damage -// (including loss of data, profits, goodwill, or any type of -// loss or damage suffered as a result of any action brought -// by a third party) even if such damage or loss was -// reasonably foreseeable or Xilinx had been advised of the -// possibility of the same. -// -// CRITICAL APPLICATIONS -// Xilinx products are not designed or intended to be fail- -// safe, or for use in any application requiring fail-safe -// performance, such as life-support or safety devices or -// systems, Class III medical devices, nuclear facilities, -// applications related to the deployment of airbags, or any -// other applications that could lead to death, personal -// injury, or severe property or environmental damage -// (individually and collectively, "Critical -// Applications"). Customer assumes the sole risk and -// liability of any use of Xilinx products in Critical -// Applications, subject only to applicable laws and -// regulations governing limitations on product liability. -// -// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -// PART OF THIS FILE AT ALL TIMES. - - -// The following must be inserted into your Verilog file for this -// core to be instantiated. Change the instance name and port connections -// (in parentheses) to your own signal names. - -//----------- Begin Cut here for INSTANTIATION Template ---// INST_TAG -// User NOTES: -//None - - selectio_lvds_tx - instance_name - ( - .data_out_from_device(data_out_from_device), // input [3:0] data_out_from_device - .data_out_to_pins(data_out_to_pins), // output [3:0] data_out_to_pins - .clk_in(clk_in), // input clk_in - .clk_out(clk_out), // output clk_out - .io_reset(io_reset) // input io_reset -); - -// INST_TAG_END ------ End INSTANTIATION Template --------- - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v deleted file mode 100644 index 2fe8e3e5..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v +++ /dev/null @@ -1,130 +0,0 @@ - -// file: selectio_lvds_tx_selectio_wiz.v -// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved. -// -// This file contains confidential and proprietary information -// of Xilinx, Inc. and is protected under U.S. and -// international copyright and other intellectual property -// laws. -// -// DISCLAIMER -// This disclaimer is not a license and does not grant any -// rights to the materials distributed herewith. Except as -// otherwise provided in a valid license issued to you by -// Xilinx, and to the maximum extent permitted by applicable -// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -// (2) Xilinx shall not be liable (whether in contract or tort, -// including negligence, or under any other theory of -// liability) for any loss or damage of any kind or nature -// related to, arising under or in connection with these -// materials, including for any direct, or any indirect, -// special, incidental, or consequential loss or damage -// (including loss of data, profits, goodwill, or any type of -// loss or damage suffered as a result of any action brought -// by a third party) even if such damage or loss was -// reasonably foreseeable or Xilinx had been advised of the -// possibility of the same. -// -// CRITICAL APPLICATIONS -// Xilinx products are not designed or intended to be fail- -// safe, or for use in any application requiring fail-safe -// performance, such as life-support or safety devices or -// systems, Class III medical devices, nuclear facilities, -// applications related to the deployment of airbags, or any -// other applications that could lead to death, personal -// injury, or severe property or environmental damage -// (individually and collectively, "Critical -// Applications"). Customer assumes the sole risk and -// liability of any use of Xilinx products in Critical -// Applications, subject only to applicable laws and -// regulations governing limitations on product liability. -// -// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -// PART OF THIS FILE AT ALL TIMES. -//---------------------------------------------------------------------------- -// User entered comments -//---------------------------------------------------------------------------- -// None -//---------------------------------------------------------------------------- - -`timescale 1ps/1ps - -module selectio_lvds_tx_selectio_wiz - // width of the data for the system - #(parameter SYS_W = 4, - // width of the data for the device - parameter DEV_W = 4) - ( - // From the device out to the system - input [DEV_W-1:0] data_out_from_device, - output [SYS_W-1:0] data_out_to_pins, - input clk_in, // Single ended clock from IOB - output clk_out, - input io_reset); - wire clock_enable = 1'b1; - // Signal declarations - ////------------------------------ - // Before the buffer - wire [SYS_W-1:0] data_out_to_pins_int; - // Between the delay and serdes - wire [SYS_W-1:0] data_out_to_pins_predelay; - // Create the clock logic - - - IBUF - #(.IOSTANDARD ("LVCMOS33")) - ibuf_clk_inst - (.I (clk_in), - .O (clk_in_int)); - - // BUFR generates the slow clock - BUFR - #(.SIM_DEVICE("7SERIES"), - .BUFR_DIVIDE("BYPASS")) - clkout_buf_inst - (.O (clk_div), - .CE(1'b1), - .CLR(1'b0), - .I (clk_in_int)); - - assign clk_out = clk_div; // This is regional clock; - // We have multiple bits- step over every bit, instantiating the required elements - genvar pin_count; - generate for (pin_count = 0; pin_count < SYS_W; pin_count = pin_count + 1) begin: pins - // Instantiate the buffers - ////------------------------------ - // Instantiate a buffer for every bit of the data bus - OBUF - #(.IOSTANDARD ("LVCMOS33")) - obuf_inst - (.O (data_out_to_pins [pin_count]), - .I (data_out_to_pins_int[pin_count])); - - // Pass through the delay - ////------------------------------- - assign data_out_to_pins_int[pin_count] = data_out_to_pins_predelay[pin_count]; - - // Connect the delayed data to the fabric - ////-------------------------------------- - - // Pack the registers into the IOB - wire data_out_from_device_q; - (* IOB = "true" *) - FDRE fdre_out_inst - (.D (data_out_from_device[pin_count]), - .C (clk_div), - .CE (clock_enable), - .R (io_reset), - .Q (data_out_from_device_q) - ); - assign data_out_to_pins_predelay[pin_count] = data_out_from_device_q; - end - endgenerate - -//// NO ODELAY - -endmodule diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_sim_netlist.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_sim_netlist.v deleted file mode 100644 index 9cf47661..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_sim_netlist.v +++ /dev/null @@ -1,227 +0,0 @@ -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// -------------------------------------------------------------------------------- -// Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 -// Date : Sun Mar 19 17:32:20 2023 -// Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode funcsim -// D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_sim_netlist.v -// Design : selectio_lvds_tx -// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified -// or synthesized. This netlist cannot be used for SDF annotated simulation. -// Device : xc7k410tffg900-2 -// -------------------------------------------------------------------------------- -`timescale 1 ps / 1 ps - -(* DEV_W = "4" *) (* SYS_W = "4" *) -(* NotValidForBitStream *) -module selectio_lvds_tx - (data_out_from_device, - data_out_to_pins, - clk_in, - clk_out, - io_reset); - input [3:0]data_out_from_device; - output [3:0]data_out_to_pins; - input clk_in; - output clk_out; - input io_reset; - - (* IBUF_LOW_PWR *) (* IOSTANDARD = "LVCMOS33" *) wire clk_in; - wire clk_out; - wire [3:0]data_out_from_device; - (* DRIVE = "12" *) (* IOSTANDARD = "LVCMOS33" *) (* SLEW = "SLOW" *) wire [3:0]data_out_to_pins; - wire io_reset; - - (* DEV_W = "4" *) - (* SYS_W = "4" *) - selectio_lvds_tx_selectio_lvds_tx_selectio_wiz inst - (.clk_in(clk_in), - .clk_out(clk_out), - .data_out_from_device(data_out_from_device), - .data_out_to_pins(data_out_to_pins), - .io_reset(io_reset)); -endmodule - -(* DEV_W = "4" *) (* ORIG_REF_NAME = "selectio_lvds_tx_selectio_wiz" *) (* SYS_W = "4" *) -module selectio_lvds_tx_selectio_lvds_tx_selectio_wiz - (data_out_from_device, - data_out_to_pins, - clk_in, - clk_out, - io_reset); - input [3:0]data_out_from_device; - output [3:0]data_out_to_pins; - input clk_in; - output clk_out; - input io_reset; - - wire clk_in; - wire clk_in_int; - wire clk_out; - wire [3:0]data_out_from_device; - wire [3:0]data_out_to_pins; - wire io_reset; - wire \pins[0].data_out_from_device_q ; - wire \pins[1].data_out_from_device_q ; - wire \pins[2].data_out_from_device_q ; - wire \pins[3].data_out_from_device_q ; - - (* BOX_TYPE = "PRIMITIVE" *) - BUFR #( - .BUFR_DIVIDE("BYPASS"), - .SIM_DEVICE("7SERIES")) - clkout_buf_inst - (.CE(1'b1), - .CLR(1'b0), - .I(clk_in_int), - .O(clk_out)); - (* BOX_TYPE = "PRIMITIVE" *) - (* CAPACITANCE = "DONT_CARE" *) - (* IBUF_DELAY_VALUE = "0" *) - (* IFD_DELAY_VALUE = "AUTO" *) - IBUF ibuf_clk_inst - (.I(clk_in), - .O(clk_in_int)); - (* BOX_TYPE = "PRIMITIVE" *) - (* IOB = "TRUE" *) - FDRE #( - .INIT(1'b0), - .IS_C_INVERTED(1'b0), - .IS_D_INVERTED(1'b0), - .IS_R_INVERTED(1'b0)) - \pins[0].fdre_out_inst - (.C(clk_out), - .CE(1'b1), - .D(data_out_from_device[0]), - .Q(\pins[0].data_out_from_device_q ), - .R(io_reset)); - (* BOX_TYPE = "PRIMITIVE" *) - (* CAPACITANCE = "DONT_CARE" *) - OBUF \pins[0].obuf_inst - (.I(\pins[0].data_out_from_device_q ), - .O(data_out_to_pins[0])); - (* BOX_TYPE = "PRIMITIVE" *) - (* IOB = "TRUE" *) - FDRE #( - .INIT(1'b0), - .IS_C_INVERTED(1'b0), - .IS_D_INVERTED(1'b0), - .IS_R_INVERTED(1'b0)) - \pins[1].fdre_out_inst - (.C(clk_out), - .CE(1'b1), - .D(data_out_from_device[1]), - .Q(\pins[1].data_out_from_device_q ), - .R(io_reset)); - (* BOX_TYPE = "PRIMITIVE" *) - (* CAPACITANCE = "DONT_CARE" *) - OBUF \pins[1].obuf_inst - (.I(\pins[1].data_out_from_device_q ), - .O(data_out_to_pins[1])); - (* BOX_TYPE = "PRIMITIVE" *) - (* IOB = "TRUE" *) - FDRE #( - .INIT(1'b0), - .IS_C_INVERTED(1'b0), - .IS_D_INVERTED(1'b0), - .IS_R_INVERTED(1'b0)) - \pins[2].fdre_out_inst - (.C(clk_out), - .CE(1'b1), - .D(data_out_from_device[2]), - .Q(\pins[2].data_out_from_device_q ), - .R(io_reset)); - (* BOX_TYPE = "PRIMITIVE" *) - (* CAPACITANCE = "DONT_CARE" *) - OBUF \pins[2].obuf_inst - (.I(\pins[2].data_out_from_device_q ), - .O(data_out_to_pins[2])); - (* BOX_TYPE = "PRIMITIVE" *) - (* IOB = "TRUE" *) - FDRE #( - .INIT(1'b0), - .IS_C_INVERTED(1'b0), - .IS_D_INVERTED(1'b0), - .IS_R_INVERTED(1'b0)) - \pins[3].fdre_out_inst - (.C(clk_out), - .CE(1'b1), - .D(data_out_from_device[3]), - .Q(\pins[3].data_out_from_device_q ), - .R(io_reset)); - (* BOX_TYPE = "PRIMITIVE" *) - (* CAPACITANCE = "DONT_CARE" *) - OBUF \pins[3].obuf_inst - (.I(\pins[3].data_out_from_device_q ), - .O(data_out_to_pins[3])); -endmodule -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_sim_netlist.vhdl b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_sim_netlist.vhdl deleted file mode 100644 index 196d3869..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_sim_netlist.vhdl +++ /dev/null @@ -1,193 +0,0 @@ --- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. --- -------------------------------------------------------------------------------- --- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 --- Date : Sun Mar 19 17:32:20 2023 --- Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode funcsim --- D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_sim_netlist.vhdl --- Design : selectio_lvds_tx --- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or --- synthesized. This netlist cannot be used for SDF annotated simulation. --- Device : xc7k410tffg900-2 --- -------------------------------------------------------------------------------- -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; -library UNISIM; -use UNISIM.VCOMPONENTS.ALL; -entity selectio_lvds_tx_selectio_lvds_tx_selectio_wiz is - port ( - data_out_from_device : in STD_LOGIC_VECTOR ( 3 downto 0 ); - data_out_to_pins : out STD_LOGIC_VECTOR ( 3 downto 0 ); - clk_in : in STD_LOGIC; - clk_out : out STD_LOGIC; - io_reset : in STD_LOGIC - ); - attribute DEV_W : integer; - attribute DEV_W of selectio_lvds_tx_selectio_lvds_tx_selectio_wiz : entity is 4; - attribute ORIG_REF_NAME : string; - attribute ORIG_REF_NAME of selectio_lvds_tx_selectio_lvds_tx_selectio_wiz : entity is "selectio_lvds_tx_selectio_wiz"; - attribute SYS_W : integer; - attribute SYS_W of selectio_lvds_tx_selectio_lvds_tx_selectio_wiz : entity is 4; -end selectio_lvds_tx_selectio_lvds_tx_selectio_wiz; - -architecture STRUCTURE of selectio_lvds_tx_selectio_lvds_tx_selectio_wiz is - signal clk_in_int : STD_LOGIC; - signal \^clk_out\ : STD_LOGIC; - signal \pins[0].data_out_from_device_q\ : STD_LOGIC; - signal \pins[1].data_out_from_device_q\ : STD_LOGIC; - signal \pins[2].data_out_from_device_q\ : STD_LOGIC; - signal \pins[3].data_out_from_device_q\ : STD_LOGIC; - attribute BOX_TYPE : string; - attribute BOX_TYPE of clkout_buf_inst : label is "PRIMITIVE"; - attribute BOX_TYPE of ibuf_clk_inst : label is "PRIMITIVE"; - attribute CAPACITANCE : string; - attribute CAPACITANCE of ibuf_clk_inst : label is "DONT_CARE"; - attribute IBUF_DELAY_VALUE : string; - attribute IBUF_DELAY_VALUE of ibuf_clk_inst : label is "0"; - attribute IFD_DELAY_VALUE : string; - attribute IFD_DELAY_VALUE of ibuf_clk_inst : label is "AUTO"; - attribute BOX_TYPE of \pins[0].fdre_out_inst\ : label is "PRIMITIVE"; - attribute IOB : string; - attribute IOB of \pins[0].fdre_out_inst\ : label is "TRUE"; - attribute BOX_TYPE of \pins[0].obuf_inst\ : label is "PRIMITIVE"; - attribute CAPACITANCE of \pins[0].obuf_inst\ : label is "DONT_CARE"; - attribute BOX_TYPE of \pins[1].fdre_out_inst\ : label is "PRIMITIVE"; - attribute IOB of \pins[1].fdre_out_inst\ : label is "TRUE"; - attribute BOX_TYPE of \pins[1].obuf_inst\ : label is "PRIMITIVE"; - attribute CAPACITANCE of \pins[1].obuf_inst\ : label is "DONT_CARE"; - attribute BOX_TYPE of \pins[2].fdre_out_inst\ : label is "PRIMITIVE"; - attribute IOB of \pins[2].fdre_out_inst\ : label is "TRUE"; - attribute BOX_TYPE of \pins[2].obuf_inst\ : label is "PRIMITIVE"; - attribute CAPACITANCE of \pins[2].obuf_inst\ : label is "DONT_CARE"; - attribute BOX_TYPE of \pins[3].fdre_out_inst\ : label is "PRIMITIVE"; - attribute IOB of \pins[3].fdre_out_inst\ : label is "TRUE"; - attribute BOX_TYPE of \pins[3].obuf_inst\ : label is "PRIMITIVE"; - attribute CAPACITANCE of \pins[3].obuf_inst\ : label is "DONT_CARE"; -begin - clk_out <= \^clk_out\; -clkout_buf_inst: unisim.vcomponents.BUFR - generic map( - BUFR_DIVIDE => "BYPASS", - SIM_DEVICE => "7SERIES" - ) - port map ( - CE => '1', - CLR => '0', - I => clk_in_int, - O => \^clk_out\ - ); -ibuf_clk_inst: unisim.vcomponents.IBUF - port map ( - I => clk_in, - O => clk_in_int - ); -\pins[0].fdre_out_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => \^clk_out\, - CE => '1', - D => data_out_from_device(0), - Q => \pins[0].data_out_from_device_q\, - R => io_reset - ); -\pins[0].obuf_inst\: unisim.vcomponents.OBUF - port map ( - I => \pins[0].data_out_from_device_q\, - O => data_out_to_pins(0) - ); -\pins[1].fdre_out_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => \^clk_out\, - CE => '1', - D => data_out_from_device(1), - Q => \pins[1].data_out_from_device_q\, - R => io_reset - ); -\pins[1].obuf_inst\: unisim.vcomponents.OBUF - port map ( - I => \pins[1].data_out_from_device_q\, - O => data_out_to_pins(1) - ); -\pins[2].fdre_out_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => \^clk_out\, - CE => '1', - D => data_out_from_device(2), - Q => \pins[2].data_out_from_device_q\, - R => io_reset - ); -\pins[2].obuf_inst\: unisim.vcomponents.OBUF - port map ( - I => \pins[2].data_out_from_device_q\, - O => data_out_to_pins(2) - ); -\pins[3].fdre_out_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => \^clk_out\, - CE => '1', - D => data_out_from_device(3), - Q => \pins[3].data_out_from_device_q\, - R => io_reset - ); -\pins[3].obuf_inst\: unisim.vcomponents.OBUF - port map ( - I => \pins[3].data_out_from_device_q\, - O => data_out_to_pins(3) - ); -end STRUCTURE; -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; -library UNISIM; -use UNISIM.VCOMPONENTS.ALL; -entity selectio_lvds_tx is - port ( - data_out_from_device : in STD_LOGIC_VECTOR ( 3 downto 0 ); - data_out_to_pins : out STD_LOGIC_VECTOR ( 3 downto 0 ); - clk_in : in STD_LOGIC; - clk_out : out STD_LOGIC; - io_reset : in STD_LOGIC - ); - attribute NotValidForBitStream : boolean; - attribute NotValidForBitStream of selectio_lvds_tx : entity is true; - attribute DEV_W : integer; - attribute DEV_W of selectio_lvds_tx : entity is 4; - attribute SYS_W : integer; - attribute SYS_W of selectio_lvds_tx : entity is 4; -end selectio_lvds_tx; - -architecture STRUCTURE of selectio_lvds_tx is - attribute DEV_W of inst : label is 4; - attribute SYS_W of inst : label is 4; -begin -inst: entity work.selectio_lvds_tx_selectio_lvds_tx_selectio_wiz - port map ( - clk_in => clk_in, - clk_out => clk_out, - data_out_from_device(3 downto 0) => data_out_from_device(3 downto 0), - data_out_to_pins(3 downto 0) => data_out_to_pins(3 downto 0), - io_reset => io_reset - ); -end STRUCTURE; diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_stub.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_stub.v deleted file mode 100644 index b520abfc..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_stub.v +++ /dev/null @@ -1,24 +0,0 @@ -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// -------------------------------------------------------------------------------- -// Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 -// Date : Sun Mar 19 17:32:20 2023 -// Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode synth_stub -// D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.v -// Design : selectio_lvds_tx -// Purpose : Stub declaration of top-level module interface -// Device : xc7k410tffg900-2 -// -------------------------------------------------------------------------------- - -// This empty module with port declaration file causes synthesis tools to infer a black box for IP. -// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. -// Please paste the declaration into a Verilog source file or add the file as an additional source. -module selectio_lvds_tx(data_out_from_device, data_out_to_pins, - clk_in, clk_out, io_reset) -/* synthesis syn_black_box black_box_pad_pin="data_out_from_device[3:0],data_out_to_pins[3:0],clk_in,clk_out,io_reset" */; - input [3:0]data_out_from_device; - output [3:0]data_out_to_pins; - input clk_in; - output clk_out; - input io_reset; -endmodule diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_stub.vhdl b/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_stub.vhdl deleted file mode 100644 index 9591245e..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_tx/selectio_lvds_tx_stub.vhdl +++ /dev/null @@ -1,32 +0,0 @@ --- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. --- -------------------------------------------------------------------------------- --- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 --- Date : Sun Mar 19 17:32:20 2023 --- Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode synth_stub --- D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.vhdl --- Design : selectio_lvds_tx --- Purpose : Stub declaration of top-level module interface --- Device : xc7k410tffg900-2 --- -------------------------------------------------------------------------------- -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; - -entity selectio_lvds_tx is - Port ( - data_out_from_device : in STD_LOGIC_VECTOR ( 3 downto 0 ); - data_out_to_pins : out STD_LOGIC_VECTOR ( 3 downto 0 ); - clk_in : in STD_LOGIC; - clk_out : out STD_LOGIC; - io_reset : in STD_LOGIC - ); - -end selectio_lvds_tx; - -architecture stub of selectio_lvds_tx is -attribute syn_black_box : boolean; -attribute black_box_pad_pin : string; -attribute syn_black_box of stub : architecture is true; -attribute black_box_pad_pin of stub : architecture is "data_out_from_device[3:0],data_out_to_pins[3:0],clk_in,clk_out,io_reset"; -begin -end; diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/README.txt deleted file mode 100644 index f3d66c82..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/README.txt +++ /dev/null @@ -1,83 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required -# to simulate the design for a simulator, the directory structure -# and the generated exported files. -# -################################################################################ - -1. Simulate Design - -To simulate design, cd to the simulator directory and execute the script. - -For example:- - -% cd questa -% ./top.sh - -The export simulation flow requires the Xilinx pre-compiled simulation library -components for the target simulator. These components are referred using the -'-lib_map_path' switch. If this switch is specified, then the export simulation -will automatically set this library path in the generated script and update, -copy the simulator setup file(s) in the exported directory. - -If '-lib_map_path' is not specified, then the pre-compiled simulation library -information will not be included in the exported scripts and that may cause -simulation errors when running this script. Alternatively, you can provide the -library information using this switch while executing the generated script. - -For example:- - -% ./top.sh -lib_map_path /design/questa/clibs - -Please refer to the generated script header 'Prerequisite' section for more details. - -2. Directory Structure - -By default, if the -directory switch is not specified, export_simulation will -create the following directory structure:- - -/export_sim/ - -For example, if the current working directory is /tmp/test, export_simulation -will create the following directory path:- - -/tmp/test/export_sim/questa - -If -directory switch is specified, export_simulation will create a simulator -sub-directory under the specified directory path. - -For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim' -command will create the following directory:- - -/tmp/test/my_test_area/func_sim/questa - -By default, if -simulator is not specified, export_simulation will create a -simulator sub-directory for each simulator and export the files for each simulator -in this sub-directory respectively. - -IMPORTANT: Please note that the simulation library path must be specified manually -in the generated script for the respective simulator. Please refer to the generated -script header 'Prerequisite' section for more details. - -3. Exported script and files - -Export simulation will create the driver shell script, setup files and copy the -design sources in the output directory path. - -By default, when the -script_name switch is not specified, export_simulation will -create the following script name:- - -.sh (Unix) -When exporting the files for an IP using the -of_objects switch, export_simulation -will create the following script name:- - -.sh (Unix) -Export simulation will create the setup files for the target simulator specified -with the -simulator switch. - -For example, if the target simulator is "ies", export_simulation will create the -'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib' -file. - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/README.txt deleted file mode 100644 index 8965a407..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 18:25:33 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_rx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_rx.sh' script. - -./selectio_lvds_rx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_rx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_rx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/compile.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/compile.do deleted file mode 100644 index 322d8d25..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/compile.do +++ /dev/null @@ -1,23 +0,0 @@ -vlib work -vlib activehdl - -vlib activehdl/xil_defaultlib -vlib activehdl/xpm - -vmap xil_defaultlib activehdl/xil_defaultlib -vmap xpm activehdl/xpm - -vlog -work xil_defaultlib -sv2k12 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ - -vcom -work xpm -93 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ - -vlog -work xil_defaultlib -v2k5 \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx.v" \ - -vlog -work xil_defaultlib \ -"glbl.v" - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/file_info.txt deleted file mode 100644 index 6d7cb2d8..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_rx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v, -selectio_lvds_rx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/selectio_lvds_rx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/selectio_lvds_rx.sh deleted file mode 100644 index 4aaefff4..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/selectio_lvds_rx.sh +++ /dev/null @@ -1,153 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_rx.sh -# Simulator : Aldec Active-HDL Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 18:25:33 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_rx.sh [-help] -# usage: selectio_lvds_rx.sh [-lib_map_path] -# usage: selectio_lvds_rx.sh [-noclean_files] -# usage: selectio_lvds_rx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_rx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - - -# Script info -echo -e "selectio_lvds_rx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - source compile.do 2>&1 | tee -a compile.log - -} - -# RUN_STEP: -simulate() -{ - runvsimsa -l simulate.log -do "do {simulate.do}" -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - map_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - map_setup_file $2 - esac - - # Add any setup/initialization commands here:- - - # - -} - -# Map library.cfg file -map_setup_file() -{ - file="library.cfg" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - else - lib_map_path="D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - if [[ -e $src_file ]]; then - vmap -link $lib_map_path - fi - fi -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(compile.log elaboration.log simulate.log dataset.asdb work activehdl) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_rx.sh [-help]\n\ -Usage: selectio_lvds_rx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_rx.sh [-reset_run]\n\ -Usage: selectio_lvds_rx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/selectio_lvds_rx.udo b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/selectio_lvds_rx.udo deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/simulate.do deleted file mode 100644 index 1232b429..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/simulate.do +++ /dev/null @@ -1,17 +0,0 @@ -onbreak {quit -force} -onerror {quit -force} - -asim -t 1ps +access +r +m+selectio_lvds_rx -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip -O5 xil_defaultlib.selectio_lvds_rx xil_defaultlib.glbl - -do {wave.do} - -view wave -view structure - -do {selectio_lvds_rx.udo} - -run -all - -endsim - -quit -force diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/wave.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/wave.do deleted file mode 100644 index 70157b0c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/activehdl/wave.do +++ /dev/null @@ -1,2 +0,0 @@ -add wave * -add wave /glbl/GSR diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/README.txt deleted file mode 100644 index c7a8bbf2..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/README.txt +++ /dev/null @@ -1,48 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 18:25:33 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_rx.sh - -This command will launch the 'execute' function for the single-step flow. This -function is called from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_rx.sh' script. - -./selectio_lvds_rx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_rx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_rx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/file_info.txt deleted file mode 100644 index 6d7cb2d8..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_rx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v, -selectio_lvds_rx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/run.f b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/run.f deleted file mode 100644 index 44edac75..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/run.f +++ /dev/null @@ -1,15 +0,0 @@ --makelib ies_lib/xil_defaultlib -sv \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ --endlib --makelib ies_lib/xpm \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ --endlib --makelib ies_lib/xil_defaultlib \ - "../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v" \ - "../../../ip/selectio_lvds_rx/selectio_lvds_rx.v" \ --endlib --makelib ies_lib/xil_defaultlib \ - glbl.v --endlib - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/selectio_lvds_rx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/selectio_lvds_rx.sh deleted file mode 100644 index 38cec837..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/ies/selectio_lvds_rx.sh +++ /dev/null @@ -1,175 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_rx.sh -# Simulator : Cadence Incisive Enterprise Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 18:25:33 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_rx.sh [-help] -# usage: selectio_lvds_rx.sh [-lib_map_path] -# usage: selectio_lvds_rx.sh [-noclean_files] -# usage: selectio_lvds_rx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_rx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - -# Directory path for design sources and include directories (if any) wrt this path -ref_dir="." - -# Override directory with 'export_sim_ref_dir' env path value if set in the shell -if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then - ref_dir="$export_sim_ref_dir" -fi - -# Set the compiled library directory -ref_lib_dir="." - -# Command line options -irun_opts="-64bit -v93 -relax -access +rwc -namemap_mixgen" - -# Design libraries -design_libs=(xil_defaultlib xpm) - -# Simulation root library directory -sim_lib_dir="ies_lib" - -# Script info -echo -e "selectio_lvds_rx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - execute -} - -# RUN_STEP: -execute() -{ - irun $irun_opts \ - -reflib "$ref_lib_dir/unisim:unisim" \ - -reflib "$ref_lib_dir/unisims_ver:unisims_ver" \ - -reflib "$ref_lib_dir/secureip:secureip" \ - -reflib "$ref_lib_dir/unimacro:unimacro" \ - -reflib "$ref_lib_dir/unimacro_ver:unimacro_ver" \ - -top xil_defaultlib.selectio_lvds_rx \ - -f run.f \ - -top glbl \ - glbl.v -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - else - ref_lib_dir=$2 - fi - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Create design library directory paths -create_lib_dir() -{ - if [[ -e $sim_lib_dir ]]; then - rm -rf $sim_lib_dir - fi - - for (( i=0; i<${#design_libs[*]}; i++ )); do - lib="${design_libs[i]}" - lib_dir="$sim_lib_dir/$lib" - if [[ ! -e $lib_dir ]]; then - mkdir -p $lib_dir - fi - done -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(ncsim.key irun.key irun.log waves.shm irun.history .simvision INCA_libs) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_rx.sh [-help]\n\ -Usage: selectio_lvds_rx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_rx.sh [-reset_run]\n\ -Usage: selectio_lvds_rx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/README.txt deleted file mode 100644 index 8965a407..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 18:25:33 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_rx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_rx.sh' script. - -./selectio_lvds_rx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_rx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_rx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/compile.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/compile.do deleted file mode 100644 index 093e666c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/compile.do +++ /dev/null @@ -1,15 +0,0 @@ -vlib modelsim_lib/work -vlib modelsim_lib/msim - -vlib modelsim_lib/msim/xil_defaultlib - -vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib - -vlog -work xil_defaultlib -64 -incr \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx.v" \ - - -vlog -work xil_defaultlib \ -"glbl.v" - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/file_info.txt deleted file mode 100644 index 27843160..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/file_info.txt +++ /dev/null @@ -1,3 +0,0 @@ -selectio_lvds_rx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v, -selectio_lvds_rx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/modelsim.ini b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/modelsim.ini deleted file mode 100644 index 04a43f2c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/modelsim.ini +++ /dev/null @@ -1,2590 +0,0 @@ -; vsim modelsim.ini file -[Version] -INIVersion = "2020.4" - -; Copyright 1991-2020 Mentor Graphics Corporation -; -; All Rights Reserved. -; -; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF -; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS. -; - -[Library] -others = $MODEL_TECH/../modelsim.ini -; -; VITAL concerns: -; -; The library ieee contains (among other packages) the packages of the -; VITAL 2000 standard. When a design uses VITAL 2000 exclusively, it should use -; the physical library ieee (recommended), or use the physical library -; vital2000, but not both. The design can use logical library ieee and/or -; vital2000 as long as each of these maps to the same physical library, either -; ieee or vital2000. -; -; A design using the 1995 version of the VITAL packages, whether or not -; it also uses the 2000 version of the VITAL packages, must have logical library -; name ieee mapped to physical library vital1995. (A design cannot use library -; vital1995 directly because some packages in this library use logical name ieee -; when referring to the other packages in the library.) The design source -; should use logical name ieee when referring to any packages there except the -; VITAL 2000 packages. Any VITAL 2000 present in the design must use logical -; name vital2000 (mapped to physical library vital2000) to refer to those -; packages. -; ieee = $MODEL_TECH/../vital1995 -; -; For compatiblity with previous releases, logical library name vital2000 maps -; to library vital2000 (a different library than library ieee, containing the -; same packages). -; A design should not reference VITAL from both the ieee library and the -; vital2000 library because the vital packages are effectively different. -; A design that references both the ieee and vital2000 libraries must have -; both logical names ieee and vital2000 mapped to the same library, either of -; these: -; $MODEL_TECH/../ieee -; $MODEL_TECH/../vital2000 -; - -; added mapping for ADMS - -;vhdl_psl_checkers = $MODEL_TECH/../vhdl_psl_checkers // Source files only for this release -;verilog_psl_checkers = $MODEL_TECH/../verilog_psl_checkers // Source files only for this release -;mvc_lib = $MODEL_TECH/../mvc_lib - -; Automatically perform logical->physical mapping for physical libraries that -; appear in -L/-Lf options with filesystem path delimiters (e.g. '.' or '/'). -; The tail of the filesystem path name is chosen as the logical library name. -; For example, in the command "vopt -L ./path/to/lib1 -o opttop top", -; vopt automatically performs the mapping "lib1 -> ./path/to/lib1". -; See the User Manual for more details. -; -; AutoLibMapping = 0 - -secureip = C:/Mentor/CompLib/2019.1.3/secureip -unisim = C:/Mentor/CompLib/2019.1.3/unisim -unimacro = C:/Mentor/CompLib/2019.1.3/unimacro -unifast = C:/Mentor/CompLib/2019.1.3/unifast -unisims_ver = C:/Mentor/CompLib/2019.1.3/unisims_ver -unimacro_ver = C:/Mentor/CompLib/2019.1.3/unimacro_ver -unifast_ver = C:/Mentor/CompLib/2019.1.3/unifast_ver -simprims_ver = C:/Mentor/CompLib/2019.1.3/simprims_ver -xpm = C:/Mentor/CompLib/2019.1.3/xpm -xilinx_vip = C:/Mentor/CompLib/2019.1.3/xilinx_vip -advanced_io_wizard_phy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/advanced_io_wizard_phy_v1_0_0 -advanced_io_wizard_v1_0_0 = C:/Mentor/CompLib/2019.1.3/advanced_io_wizard_v1_0_0 -ahblite_axi_bridge_v3_0_14 = C:/Mentor/CompLib/2019.1.3/ahblite_axi_bridge_v3_0_14 -ai_noc = C:/Mentor/CompLib/2019.1.3/ai_noc -ai_pl_trig = C:/Mentor/CompLib/2019.1.3/ai_pl_trig -ai_pl = C:/Mentor/CompLib/2019.1.3/ai_pl -audio_clock_recovery_v1_0 = C:/Mentor/CompLib/2019.1.3/audio_clock_recovery_v1_0 -audio_tpg_v1_0_0 = C:/Mentor/CompLib/2019.1.3/audio_tpg_v1_0_0 -av_pat_gen_v1_0_0 = C:/Mentor/CompLib/2019.1.3/av_pat_gen_v1_0_0 -axis_infrastructure_v1_1_0 = C:/Mentor/CompLib/2019.1.3/axis_infrastructure_v1_1_0 -axis_protocol_checker_v2_0_3 = C:/Mentor/CompLib/2019.1.3/axis_protocol_checker_v2_0_3 -axi_ahblite_bridge_v3_0_16 = C:/Mentor/CompLib/2019.1.3/axi_ahblite_bridge_v3_0_16 -axi_amm_bridge_v1_0_9 = C:/Mentor/CompLib/2019.1.3/axi_amm_bridge_v1_0_9 -axi_bram_ctrl_v4_1_1 = C:/Mentor/CompLib/2019.1.3/axi_bram_ctrl_v4_1_1 -axi_chip2chip_v5_0_6 = C:/Mentor/CompLib/2019.1.3/axi_chip2chip_v5_0_6 -axi_dbg_hub = C:/Mentor/CompLib/2019.1.3/axi_dbg_hub -axi_infrastructure_v1_1_0 = C:/Mentor/CompLib/2019.1.3/axi_infrastructure_v1_1_0 -axi_jtag_v1_0_0 = C:/Mentor/CompLib/2019.1.3/axi_jtag_v1_0_0 -axi_lite_ipif_v3_0_4 = C:/Mentor/CompLib/2019.1.3/axi_lite_ipif_v3_0_4 -axi_pcie3_v3_0_9 = C:/Mentor/CompLib/2019.1.3/axi_pcie3_v3_0_9 -axi_perf_mon_v5_0_21 = C:/Mentor/CompLib/2019.1.3/axi_perf_mon_v5_0_21 -axi_pmon_v1_0_0 = C:/Mentor/CompLib/2019.1.3/axi_pmon_v1_0_0 -blk_mem_gen_v8_3_6 = C:/Mentor/CompLib/2019.1.3/blk_mem_gen_v8_3_6 -blk_mem_gen_v8_4_3 = C:/Mentor/CompLib/2019.1.3/blk_mem_gen_v8_4_3 -bsip_v1_1_0 = C:/Mentor/CompLib/2019.1.3/bsip_v1_1_0 -bs_mux_v1_0_0 = C:/Mentor/CompLib/2019.1.3/bs_mux_v1_0_0 -clk_gen_sim_v1_0_0 = C:/Mentor/CompLib/2019.1.3/clk_gen_sim_v1_0_0 -clk_vip_v1_0_2 = C:/Mentor/CompLib/2019.1.3/clk_vip_v1_0_2 -cmac_usplus_v2_4_5 = C:/Mentor/CompLib/2019.1.3/cmac_usplus_v2_4_5 -cmac_usplus_v2_5_3 = C:/Mentor/CompLib/2019.1.3/cmac_usplus_v2_5_3 -cmac_usplus_v2_6_2 = C:/Mentor/CompLib/2019.1.3/cmac_usplus_v2_6_2 -cmac_v2_3_5 = C:/Mentor/CompLib/2019.1.3/cmac_v2_3_5 -cmac_v2_4_1 = C:/Mentor/CompLib/2019.1.3/cmac_v2_4_1 -cmac_v2_5_1 = C:/Mentor/CompLib/2019.1.3/cmac_v2_5_1 -compact_gt_v1_0_5 = C:/Mentor/CompLib/2019.1.3/compact_gt_v1_0_5 -ddr4_pl_phy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/ddr4_pl_phy_v1_0_0 -ddr4_pl_v1_0_2 = C:/Mentor/CompLib/2019.1.3/ddr4_pl_v1_0_2 -dist_mem_gen_v8_0_13 = C:/Mentor/CompLib/2019.1.3/dist_mem_gen_v8_0_13 -ecc_v2_0_13 = C:/Mentor/CompLib/2019.1.3/ecc_v2_0_13 -emb_fifo_gen_v1_0_1 = C:/Mentor/CompLib/2019.1.3/emb_fifo_gen_v1_0_1 -emb_mem_gen_v1_0_1 = C:/Mentor/CompLib/2019.1.3/emb_mem_gen_v1_0_1 -emc_common_v3_0_5 = C:/Mentor/CompLib/2019.1.3/emc_common_v3_0_5 -ethernet_1_10_25g_v2_0_5 = C:/Mentor/CompLib/2019.1.3/ethernet_1_10_25g_v2_0_5 -ethernet_1_10_25g_v2_1_4 = C:/Mentor/CompLib/2019.1.3/ethernet_1_10_25g_v2_1_4 -ethernet_1_10_25g_v2_2_3 = C:/Mentor/CompLib/2019.1.3/ethernet_1_10_25g_v2_2_3 -ethernet_1_10_25g_v2_3_3 = C:/Mentor/CompLib/2019.1.3/ethernet_1_10_25g_v2_3_3 -fifo_generator_v13_0_6 = C:/Mentor/CompLib/2019.1.3/fifo_generator_v13_0_6 -fifo_generator_v13_1_4 = C:/Mentor/CompLib/2019.1.3/fifo_generator_v13_1_4 -fifo_generator_v13_2_4 = C:/Mentor/CompLib/2019.1.3/fifo_generator_v13_2_4 -fit_timer_v2_0_10 = C:/Mentor/CompLib/2019.1.3/fit_timer_v2_0_10 -generic_baseblocks_v2_1_0 = C:/Mentor/CompLib/2019.1.3/generic_baseblocks_v2_1_0 -gigantic_mux = C:/Mentor/CompLib/2019.1.3/gigantic_mux -gig_ethernet_pcs_pma_v16_1_6 = C:/Mentor/CompLib/2019.1.3/gig_ethernet_pcs_pma_v16_1_6 -gmii_to_rgmii_v4_0_7 = C:/Mentor/CompLib/2019.1.3/gmii_to_rgmii_v4_0_7 -gtwizard_ultrascale_v1_5_4 = C:/Mentor/CompLib/2019.1.3/gtwizard_ultrascale_v1_5_4 -gtwizard_ultrascale_v1_6_11 = C:/Mentor/CompLib/2019.1.3/gtwizard_ultrascale_v1_6_11 -gtwizard_ultrascale_v1_7_6 = C:/Mentor/CompLib/2019.1.3/gtwizard_ultrascale_v1_7_6 -hbm_v1_0_4 = C:/Mentor/CompLib/2019.1.3/hbm_v1_0_4 -hdcp22_cipher_dp_v1_0_0 = C:/Mentor/CompLib/2019.1.3/hdcp22_cipher_dp_v1_0_0 -hdcp22_cipher_v1_0_3 = C:/Mentor/CompLib/2019.1.3/hdcp22_cipher_v1_0_3 -hdcp22_rng_v1_0_1 = C:/Mentor/CompLib/2019.1.3/hdcp22_rng_v1_0_1 -hdcp_keymngmt_blk_v1_0_0 = C:/Mentor/CompLib/2019.1.3/hdcp_keymngmt_blk_v1_0_0 -hdcp_v1_0_3 = C:/Mentor/CompLib/2019.1.3/hdcp_v1_0_3 -hdmi_gt_controller_v1_0_0 = C:/Mentor/CompLib/2019.1.3/hdmi_gt_controller_v1_0_0 -high_speed_selectio_wiz_v3_2_3 = C:/Mentor/CompLib/2019.1.3/high_speed_selectio_wiz_v3_2_3 -high_speed_selectio_wiz_v3_3_1 = C:/Mentor/CompLib/2019.1.3/high_speed_selectio_wiz_v3_3_1 -high_speed_selectio_wiz_v3_4_1 = C:/Mentor/CompLib/2019.1.3/high_speed_selectio_wiz_v3_4_1 -high_speed_selectio_wiz_v3_5_1 = C:/Mentor/CompLib/2019.1.3/high_speed_selectio_wiz_v3_5_1 -i2s_receiver_v1_0_3 = C:/Mentor/CompLib/2019.1.3/i2s_receiver_v1_0_3 -i2s_transmitter_v1_0_3 = C:/Mentor/CompLib/2019.1.3/i2s_transmitter_v1_0_3 -ibert_lib_v1_0_6 = C:/Mentor/CompLib/2019.1.3/ibert_lib_v1_0_6 -ieee802d3_clause74_fec_v1_0_4 = C:/Mentor/CompLib/2019.1.3/ieee802d3_clause74_fec_v1_0_4 -interlaken_v2_4_3 = C:/Mentor/CompLib/2019.1.3/interlaken_v2_4_3 -in_system_ibert_v1_0_9 = C:/Mentor/CompLib/2019.1.3/in_system_ibert_v1_0_9 -iomodule_v3_1_4 = C:/Mentor/CompLib/2019.1.3/iomodule_v3_1_4 -jesd204c_v4_1_1 = C:/Mentor/CompLib/2019.1.3/jesd204c_v4_1_1 -jesd204_v7_2_6 = C:/Mentor/CompLib/2019.1.3/jesd204_v7_2_6 -jtag_axi = C:/Mentor/CompLib/2019.1.3/jtag_axi -lib_cdc_v1_0_2 = C:/Mentor/CompLib/2019.1.3/lib_cdc_v1_0_2 -lib_pkg_v1_0_2 = C:/Mentor/CompLib/2019.1.3/lib_pkg_v1_0_2 -lmb_bram_if_cntlr_v4_0_16 = C:/Mentor/CompLib/2019.1.3/lmb_bram_if_cntlr_v4_0_16 -lmb_v10_v3_0_9 = C:/Mentor/CompLib/2019.1.3/lmb_v10_v3_0_9 -ltlib_v1_0_0 = C:/Mentor/CompLib/2019.1.3/ltlib_v1_0_0 -lut_buffer_v1_0_0 = C:/Mentor/CompLib/2019.1.3/lut_buffer_v1_0_0 -lut_buffer_v2_0_0 = C:/Mentor/CompLib/2019.1.3/lut_buffer_v2_0_0 -l_ethernet_v2_3_5 = C:/Mentor/CompLib/2019.1.3/l_ethernet_v2_3_5 -l_ethernet_v2_4_3 = C:/Mentor/CompLib/2019.1.3/l_ethernet_v2_4_3 -l_ethernet_v2_5_2 = C:/Mentor/CompLib/2019.1.3/l_ethernet_v2_5_2 -mammoth_transcode_v1_0_0 = C:/Mentor/CompLib/2019.1.3/mammoth_transcode_v1_0_0 -microblaze_v10_0_7 = C:/Mentor/CompLib/2019.1.3/microblaze_v10_0_7 -microblaze_v11_0_1 = C:/Mentor/CompLib/2019.1.3/microblaze_v11_0_1 -microblaze_v9_5_4 = C:/Mentor/CompLib/2019.1.3/microblaze_v9_5_4 -mii_to_rmii_v2_0_21 = C:/Mentor/CompLib/2019.1.3/mii_to_rmii_v2_0_21 -mipi_csi2_rx_ctrl_v1_0_8 = C:/Mentor/CompLib/2019.1.3/mipi_csi2_rx_ctrl_v1_0_8 -mipi_csi2_tx_ctrl_v1_0_4 = C:/Mentor/CompLib/2019.1.3/mipi_csi2_tx_ctrl_v1_0_4 -mipi_dphy_v4_1_4 = C:/Mentor/CompLib/2019.1.3/mipi_dphy_v4_1_4 -mipi_dsi_tx_ctrl_v1_0_7 = C:/Mentor/CompLib/2019.1.3/mipi_dsi_tx_ctrl_v1_0_7 -mrmac_v1_0_0 = C:/Mentor/CompLib/2019.1.3/mrmac_v1_0_0 -multi_channel_25g_rs_fec_v1_0_5 = C:/Mentor/CompLib/2019.1.3/multi_channel_25g_rs_fec_v1_0_5 -mutex_v2_1_10 = C:/Mentor/CompLib/2019.1.3/mutex_v2_1_10 -axi_tg_lib = C:/Mentor/CompLib/2019.1.3/axi_tg_lib -noc_na_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_na_v1_0_0 -noc_nidb_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_nidb_v1_0_0 -noc_nmu_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_nmu_v1_0_0 -noc_nps_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_nps_v1_0_0 -nvmeha_v1_0_0 = C:/Mentor/CompLib/2019.1.3/nvmeha_v1_0_0 -oddr_v1_0_0 = C:/Mentor/CompLib/2019.1.3/oddr_v1_0_0 -pci32_v5_0_12 = C:/Mentor/CompLib/2019.1.3/pci32_v5_0_12 -pci64_v5_0_11 = C:/Mentor/CompLib/2019.1.3/pci64_v5_0_11 -pcie_jtag_v1_0_0 = C:/Mentor/CompLib/2019.1.3/pcie_jtag_v1_0_0 -pc_cfr_v6_0_8 = C:/Mentor/CompLib/2019.1.3/pc_cfr_v6_0_8 -pc_cfr_v6_1_4 = C:/Mentor/CompLib/2019.1.3/pc_cfr_v6_1_4 -pc_cfr_v6_2_2 = C:/Mentor/CompLib/2019.1.3/pc_cfr_v6_2_2 -pc_cfr_v6_3_0 = C:/Mentor/CompLib/2019.1.3/pc_cfr_v6_3_0 -picxo = C:/Mentor/CompLib/2019.1.3/picxo -qdma_v3_0_2 = C:/Mentor/CompLib/2019.1.3/qdma_v3_0_2 -rama_v1_1_2_lib = C:/Mentor/CompLib/2019.1.3/rama_v1_1_2_lib -rld3_pl_phy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/rld3_pl_phy_v1_0_0 -rld3_pl_v1_0_1 = C:/Mentor/CompLib/2019.1.3/rld3_pl_v1_0_1 -roe_framer_v2_0_1 = C:/Mentor/CompLib/2019.1.3/roe_framer_v2_0_1 -rst_vip_v1_0_3 = C:/Mentor/CompLib/2019.1.3/rst_vip_v1_0_3 -smartconnect_v1_0 = C:/Mentor/CompLib/2019.1.3/smartconnect_v1_0 -sd_fec_v1_0_2 = C:/Mentor/CompLib/2019.1.3/sd_fec_v1_0_2 -sem_ultra_v3_1_11 = C:/Mentor/CompLib/2019.1.3/sem_ultra_v3_1_11 -sem_v4_1_12 = C:/Mentor/CompLib/2019.1.3/sem_v4_1_12 -shell_utils_msp432_bsl_crc_gen_v1_0_0 = C:/Mentor/CompLib/2019.1.3/shell_utils_msp432_bsl_crc_gen_v1_0_0 -sim_clk_gen_v1_0_2 = C:/Mentor/CompLib/2019.1.3/sim_clk_gen_v1_0_2 -sim_rst_gen_v1_0_2 = C:/Mentor/CompLib/2019.1.3/sim_rst_gen_v1_0_2 -sim_trig_top_v1_0 = C:/Mentor/CompLib/2019.1.3/sim_trig_top_v1_0 -stm_v1_0 = C:/Mentor/CompLib/2019.1.3/stm_v1_0 -stm_v1_0_0 = C:/Mentor/CompLib/2019.1.3/stm_v1_0_0 -system_cache_v4_0_6 = C:/Mentor/CompLib/2019.1.3/system_cache_v4_0_6 -ta_dma_v1_0_3 = C:/Mentor/CompLib/2019.1.3/ta_dma_v1_0_3 -tcc_decoder_3gpplte_v3_0_6 = C:/Mentor/CompLib/2019.1.3/tcc_decoder_3gpplte_v3_0_6 -ten_gig_eth_mac_v15_1_7 = C:/Mentor/CompLib/2019.1.3/ten_gig_eth_mac_v15_1_7 -ten_gig_eth_pcs_pma_v6_0_15 = C:/Mentor/CompLib/2019.1.3/ten_gig_eth_pcs_pma_v6_0_15 -timer_sync_1588_v1_2_4 = C:/Mentor/CompLib/2019.1.3/timer_sync_1588_v1_2_4 -tmr_inject_v1_0_3 = C:/Mentor/CompLib/2019.1.3/tmr_inject_v1_0_3 -tmr_manager_v1_0_4 = C:/Mentor/CompLib/2019.1.3/tmr_manager_v1_0_4 -tmr_voter_v1_0_2 = C:/Mentor/CompLib/2019.1.3/tmr_voter_v1_0_2 -tsn_endpoint_ethernet_mac_block_v1_0_4 = C:/Mentor/CompLib/2019.1.3/tsn_endpoint_ethernet_mac_block_v1_0_4 -uhdsdi_gt_v1_0_3 = C:/Mentor/CompLib/2019.1.3/uhdsdi_gt_v1_0_3 -uhdsdi_gt_v2_0_0 = C:/Mentor/CompLib/2019.1.3/uhdsdi_gt_v2_0_0 -usxgmii_v1_0_5 = C:/Mentor/CompLib/2019.1.3/usxgmii_v1_0_5 -usxgmii_v1_1_0 = C:/Mentor/CompLib/2019.1.3/usxgmii_v1_1_0 -util_idelay_ctrl_v1_0_1 = C:/Mentor/CompLib/2019.1.3/util_idelay_ctrl_v1_0_1 -util_reduced_logic_v2_0_4 = C:/Mentor/CompLib/2019.1.3/util_reduced_logic_v2_0_4 -util_vector_logic_v2_0_1 = C:/Mentor/CompLib/2019.1.3/util_vector_logic_v2_0_1 -ba317 = C:/Mentor/CompLib/2019.1.3/ba317 -vfb_v1_0_13 = C:/Mentor/CompLib/2019.1.3/vfb_v1_0_13 -video_frame_crc_v1_0_1 = C:/Mentor/CompLib/2019.1.3/video_frame_crc_v1_0_1 -vid_edid_v1_0_0 = C:/Mentor/CompLib/2019.1.3/vid_edid_v1_0_0 -vid_phy_controller_v2_1_5 = C:/Mentor/CompLib/2019.1.3/vid_phy_controller_v2_1_5 -vid_phy_controller_v2_2_3 = C:/Mentor/CompLib/2019.1.3/vid_phy_controller_v2_2_3 -v_axi4s_remap_v1_0_11 = C:/Mentor/CompLib/2019.1.3/v_axi4s_remap_v1_0_11 -v_csc_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_csc_v1_0_13 -v_deinterlacer_v4_0_12 = C:/Mentor/CompLib/2019.1.3/v_deinterlacer_v4_0_12 -v_deinterlacer_v5_0_13 = C:/Mentor/CompLib/2019.1.3/v_deinterlacer_v5_0_13 -v_demosaic_v1_0_5 = C:/Mentor/CompLib/2019.1.3/v_demosaic_v1_0_5 -v_frmbuf_rd_v2_1_2 = C:/Mentor/CompLib/2019.1.3/v_frmbuf_rd_v2_1_2 -v_frmbuf_wr_v2_1_2 = C:/Mentor/CompLib/2019.1.3/v_frmbuf_wr_v2_1_2 -v_gamma_lut_v1_0_5 = C:/Mentor/CompLib/2019.1.3/v_gamma_lut_v1_0_5 -v_hcresampler_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_hcresampler_v1_0_13 -v_hdmi_rx_v2_0_0 = C:/Mentor/CompLib/2019.1.3/v_hdmi_rx_v2_0_0 -v_hdmi_rx_v3_0_0 = C:/Mentor/CompLib/2019.1.3/v_hdmi_rx_v3_0_0 -v_hdmi_tx_v2_0_0 = C:/Mentor/CompLib/2019.1.3/v_hdmi_tx_v2_0_0 -v_hdmi_tx_v3_0_0 = C:/Mentor/CompLib/2019.1.3/v_hdmi_tx_v3_0_0 -v_hscaler_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_hscaler_v1_0_13 -v_letterbox_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_letterbox_v1_0_13 -v_mix_v3_0_3 = C:/Mentor/CompLib/2019.1.3/v_mix_v3_0_3 -v_mix_v4_0_0 = C:/Mentor/CompLib/2019.1.3/v_mix_v4_0_0 -v_multi_scaler_v1_0_1 = C:/Mentor/CompLib/2019.1.3/v_multi_scaler_v1_0_1 -v_scenechange_v1_0_1 = C:/Mentor/CompLib/2019.1.3/v_scenechange_v1_0_1 -v_sdi_rx_vid_bridge_v2_0_0 = C:/Mentor/CompLib/2019.1.3/v_sdi_rx_vid_bridge_v2_0_0 -v_smpte_sdi_v3_0_8 = C:/Mentor/CompLib/2019.1.3/v_smpte_sdi_v3_0_8 -v_smpte_uhdsdi_rx_v1_0_0 = C:/Mentor/CompLib/2019.1.3/v_smpte_uhdsdi_rx_v1_0_0 -v_smpte_uhdsdi_tx_v1_0_0 = C:/Mentor/CompLib/2019.1.3/v_smpte_uhdsdi_tx_v1_0_0 -v_smpte_uhdsdi_v1_0_7 = C:/Mentor/CompLib/2019.1.3/v_smpte_uhdsdi_v1_0_7 -v_tpg_v7_0_13 = C:/Mentor/CompLib/2019.1.3/v_tpg_v7_0_13 -v_tpg_v8_0_1 = C:/Mentor/CompLib/2019.1.3/v_tpg_v8_0_1 -v_uhdsdi_audio_v1_0_0 = C:/Mentor/CompLib/2019.1.3/v_uhdsdi_audio_v1_0_0 -v_uhdsdi_audio_v1_1_0 = C:/Mentor/CompLib/2019.1.3/v_uhdsdi_audio_v1_1_0 -v_uhdsdi_audio_v2_0_1 = C:/Mentor/CompLib/2019.1.3/v_uhdsdi_audio_v2_0_1 -v_uhdsdi_vidgen_v1_0_1 = C:/Mentor/CompLib/2019.1.3/v_uhdsdi_vidgen_v1_0_1 -v_vcresampler_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_vcresampler_v1_0_13 -v_vid_in_axi4s_v4_0_9 = C:/Mentor/CompLib/2019.1.3/v_vid_in_axi4s_v4_0_9 -v_vscaler_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_vscaler_v1_0_13 -xaui_v12_3_6 = C:/Mentor/CompLib/2019.1.3/xaui_v12_3_6 -xbip_dsp48_wrapper_v3_0_4 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_wrapper_v3_0_4 -xbip_utils_v3_0_10 = C:/Mentor/CompLib/2019.1.3/xbip_utils_v3_0_10 -xdma_v4_1_3 = C:/Mentor/CompLib/2019.1.3/xdma_v4_1_3 -xhmc_v1_0_9 = C:/Mentor/CompLib/2019.1.3/xhmc_v1_0_9 -xlconcat_v2_1_3 = C:/Mentor/CompLib/2019.1.3/xlconcat_v2_1_3 -xlconstant_v1_1_6 = C:/Mentor/CompLib/2019.1.3/xlconstant_v1_1_6 -xlslice_v1_0_2 = C:/Mentor/CompLib/2019.1.3/xlslice_v1_0_2 -xsdbm_v2_0_0 = C:/Mentor/CompLib/2019.1.3/xsdbm_v2_0_0 -xsdbm_v3_0_0 = C:/Mentor/CompLib/2019.1.3/xsdbm_v3_0_0 -xxv_ethernet_v2_4_5 = C:/Mentor/CompLib/2019.1.3/xxv_ethernet_v2_4_5 -xxv_ethernet_v2_5_3 = C:/Mentor/CompLib/2019.1.3/xxv_ethernet_v2_5_3 -xxv_ethernet_v3_0_3 = C:/Mentor/CompLib/2019.1.3/xxv_ethernet_v3_0_3 -zynq_ultra_ps_e_v3_2_3 = C:/Mentor/CompLib/2019.1.3/zynq_ultra_ps_e_v3_2_3 -zynq_ultra_ps_e_v3_3_0 = C:/Mentor/CompLib/2019.1.3/zynq_ultra_ps_e_v3_3_0 -lib_srl_fifo_v1_0_2 = C:/Mentor/CompLib/2019.1.3/lib_srl_fifo_v1_0_2 -lib_fifo_v1_0_13 = C:/Mentor/CompLib/2019.1.3/lib_fifo_v1_0_13 -axi_datamover_v5_1_21 = C:/Mentor/CompLib/2019.1.3/axi_datamover_v5_1_21 -amm_axi_bridge_v1_0_5 = C:/Mentor/CompLib/2019.1.3/amm_axi_bridge_v1_0_5 -axis_interconnect_v1_1_17 = C:/Mentor/CompLib/2019.1.3/axis_interconnect_v1_1_17 -ats_switch_v1_0_2 = C:/Mentor/CompLib/2019.1.3/ats_switch_v1_0_2 -audio_formatter_v1_0_1 = C:/Mentor/CompLib/2019.1.3/audio_formatter_v1_0_1 -axi4stream_vip_v1_1_5 = C:/Mentor/CompLib/2019.1.3/axi4stream_vip_v1_1_5 -v_tc_v6_1_13 = C:/Mentor/CompLib/2019.1.3/v_tc_v6_1_13 -v_axi4s_vid_out_v4_0_10 = C:/Mentor/CompLib/2019.1.3/v_axi4s_vid_out_v4_0_10 -axi4svideo_bridge_v1_0_10 = C:/Mentor/CompLib/2019.1.3/axi4svideo_bridge_v1_0_10 -axis_accelerator_adapter_v2_1_15 = C:/Mentor/CompLib/2019.1.3/axis_accelerator_adapter_v2_1_15 -axis_broadcaster_v1_1_18 = C:/Mentor/CompLib/2019.1.3/axis_broadcaster_v1_1_18 -axis_clock_converter_v1_1_20 = C:/Mentor/CompLib/2019.1.3/axis_clock_converter_v1_1_20 -axis_combiner_v1_1_17 = C:/Mentor/CompLib/2019.1.3/axis_combiner_v1_1_17 -axis_data_fifo_v1_1_20 = C:/Mentor/CompLib/2019.1.3/axis_data_fifo_v1_1_20 -axis_data_fifo_v2_0_1 = C:/Mentor/CompLib/2019.1.3/axis_data_fifo_v2_0_1 -axis_register_slice_v1_1_19 = C:/Mentor/CompLib/2019.1.3/axis_register_slice_v1_1_19 -axis_dwidth_converter_v1_1_18 = C:/Mentor/CompLib/2019.1.3/axis_dwidth_converter_v1_1_18 -axis_subset_converter_v1_1_19 = C:/Mentor/CompLib/2019.1.3/axis_subset_converter_v1_1_19 -axis_switch_v1_1_19 = C:/Mentor/CompLib/2019.1.3/axis_switch_v1_1_19 -axis_vio_v1_0_0 = C:/Mentor/CompLib/2019.1.3/axis_vio_v1_0_0 -axi_apb_bridge_v3_0_15 = C:/Mentor/CompLib/2019.1.3/axi_apb_bridge_v3_0_15 -axi_bram_ctrl_v4_0_14 = C:/Mentor/CompLib/2019.1.3/axi_bram_ctrl_v4_0_14 -axi_sg_v4_1_12 = C:/Mentor/CompLib/2019.1.3/axi_sg_v4_1_12 -axi_cdma_v4_1_19 = C:/Mentor/CompLib/2019.1.3/axi_cdma_v4_1_19 -axi_clock_converter_v2_1_18 = C:/Mentor/CompLib/2019.1.3/axi_clock_converter_v2_1_18 -axi_data_fifo_v2_1_18 = C:/Mentor/CompLib/2019.1.3/axi_data_fifo_v2_1_18 -axi_register_slice_v2_1_19 = C:/Mentor/CompLib/2019.1.3/axi_register_slice_v2_1_19 -axi_crossbar_v2_1_20 = C:/Mentor/CompLib/2019.1.3/axi_crossbar_v2_1_20 -axi_dma_v7_1_20 = C:/Mentor/CompLib/2019.1.3/axi_dma_v7_1_20 -axi_protocol_converter_v2_1_19 = C:/Mentor/CompLib/2019.1.3/axi_protocol_converter_v2_1_19 -axi_dwidth_converter_v2_1_19 = C:/Mentor/CompLib/2019.1.3/axi_dwidth_converter_v2_1_19 -axi_emc_v3_0_19 = C:/Mentor/CompLib/2019.1.3/axi_emc_v3_0_19 -axi_epc_v2_0_22 = C:/Mentor/CompLib/2019.1.3/axi_epc_v2_0_22 -lib_bmg_v1_0_12 = C:/Mentor/CompLib/2019.1.3/lib_bmg_v1_0_12 -axi_ethernetlite_v3_0_17 = C:/Mentor/CompLib/2019.1.3/axi_ethernetlite_v3_0_17 -axi_ethernet_buffer_v2_0_20 = C:/Mentor/CompLib/2019.1.3/axi_ethernet_buffer_v2_0_20 -axi_fifo_mm_s_v4_1_16 = C:/Mentor/CompLib/2019.1.3/axi_fifo_mm_s_v4_1_16 -axi_fifo_mm_s_v4_2_1 = C:/Mentor/CompLib/2019.1.3/axi_fifo_mm_s_v4_2_1 -axi_firewall_v1_0_7 = C:/Mentor/CompLib/2019.1.3/axi_firewall_v1_0_7 -interrupt_control_v3_1_4 = C:/Mentor/CompLib/2019.1.3/interrupt_control_v3_1_4 -axi_gpio_v2_0_21 = C:/Mentor/CompLib/2019.1.3/axi_gpio_v2_0_21 -axi_hwicap_v3_0_23 = C:/Mentor/CompLib/2019.1.3/axi_hwicap_v3_0_23 -axi_iic_v2_0_22 = C:/Mentor/CompLib/2019.1.3/axi_iic_v2_0_22 -axi_intc_v4_1_13 = C:/Mentor/CompLib/2019.1.3/axi_intc_v4_1_13 -axi_interconnect_v1_7_16 = C:/Mentor/CompLib/2019.1.3/axi_interconnect_v1_7_16 -axi_master_burst_v2_0_7 = C:/Mentor/CompLib/2019.1.3/axi_master_burst_v2_0_7 -axi_msg_v1_0_5 = C:/Mentor/CompLib/2019.1.3/axi_msg_v1_0_5 -axi_mcdma_v1_0_5 = C:/Mentor/CompLib/2019.1.3/axi_mcdma_v1_0_5 -axi_mcdma_v1_1_0 = C:/Mentor/CompLib/2019.1.3/axi_mcdma_v1_1_0 -axi_memory_init_v1_0_0 = C:/Mentor/CompLib/2019.1.3/axi_memory_init_v1_0_0 -axi_mm2s_mapper_v1_1_18 = C:/Mentor/CompLib/2019.1.3/axi_mm2s_mapper_v1_1_18 -axi_mmu_v2_1_17 = C:/Mentor/CompLib/2019.1.3/axi_mmu_v2_1_17 -axi_pcie_v2_9_1 = C:/Mentor/CompLib/2019.1.3/axi_pcie_v2_9_1 -axi_protocol_checker_v2_0_5 = C:/Mentor/CompLib/2019.1.3/axi_protocol_checker_v2_0_5 -axi_quad_spi_v3_2_18 = C:/Mentor/CompLib/2019.1.3/axi_quad_spi_v3_2_18 -axi_sideband_util_v1_0_3 = C:/Mentor/CompLib/2019.1.3/axi_sideband_util_v1_0_3 -axi_tft_v2_0_22 = C:/Mentor/CompLib/2019.1.3/axi_tft_v2_0_22 -axi_timebase_wdt_v3_0_11 = C:/Mentor/CompLib/2019.1.3/axi_timebase_wdt_v3_0_11 -axi_timer_v2_0_21 = C:/Mentor/CompLib/2019.1.3/axi_timer_v2_0_21 -axi_traffic_gen_v2_0_20 = C:/Mentor/CompLib/2019.1.3/axi_traffic_gen_v2_0_20 -axi_traffic_gen_v3_0_5 = C:/Mentor/CompLib/2019.1.3/axi_traffic_gen_v3_0_5 -axi_uart16550_v2_0_21 = C:/Mentor/CompLib/2019.1.3/axi_uart16550_v2_0_21 -axi_uartlite_v2_0_23 = C:/Mentor/CompLib/2019.1.3/axi_uartlite_v2_0_23 -axi_usb2_device_v5_0_20 = C:/Mentor/CompLib/2019.1.3/axi_usb2_device_v5_0_20 -axi_utils_v2_0_6 = C:/Mentor/CompLib/2019.1.3/axi_utils_v2_0_6 -axi_vdma_v6_3_7 = C:/Mentor/CompLib/2019.1.3/axi_vdma_v6_3_7 -xbip_pipe_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_pipe_v3_0_6 -xbip_dsp48_addsub_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_addsub_v3_0_6 -xbip_addsub_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_addsub_v3_0_6 -c_reg_fd_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_reg_fd_v12_0_6 -c_addsub_v12_0_13 = C:/Mentor/CompLib/2019.1.3/c_addsub_v12_0_13 -axi_vfifo_ctrl_v2_0_21 = C:/Mentor/CompLib/2019.1.3/axi_vfifo_ctrl_v2_0_21 -axi_vip_v1_1_5 = C:/Mentor/CompLib/2019.1.3/axi_vip_v1_1_5 -bs_switch_v1_0_0 = C:/Mentor/CompLib/2019.1.3/bs_switch_v1_0_0 -canfd_v2_0_1 = C:/Mentor/CompLib/2019.1.3/canfd_v2_0_1 -can_v5_0_22 = C:/Mentor/CompLib/2019.1.3/can_v5_0_22 -cic_compiler_v4_0_14 = C:/Mentor/CompLib/2019.1.3/cic_compiler_v4_0_14 -xbip_bram18k_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_bram18k_v3_0_6 -mult_gen_v12_0_15 = C:/Mentor/CompLib/2019.1.3/mult_gen_v12_0_15 -cmpy_v6_0_17 = C:/Mentor/CompLib/2019.1.3/cmpy_v6_0_17 -c_mux_bit_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_mux_bit_v12_0_6 -c_shift_ram_v12_0_13 = C:/Mentor/CompLib/2019.1.3/c_shift_ram_v12_0_13 -c_mux_bus_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_mux_bus_v12_0_6 -c_gate_bit_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_gate_bit_v12_0_6 -xbip_counter_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_counter_v3_0_6 -c_counter_binary_v12_0_13 = C:/Mentor/CompLib/2019.1.3/c_counter_binary_v12_0_13 -c_compare_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_compare_v12_0_6 -convolution_v9_0_14 = C:/Mentor/CompLib/2019.1.3/convolution_v9_0_14 -cordic_v6_0_15 = C:/Mentor/CompLib/2019.1.3/cordic_v6_0_15 -cpri_v8_10_3 = C:/Mentor/CompLib/2019.1.3/cpri_v8_10_3 -xbip_dsp48_acc_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_acc_v3_0_6 -xbip_accum_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_accum_v3_0_6 -c_accum_v12_0_13 = C:/Mentor/CompLib/2019.1.3/c_accum_v12_0_13 -xbip_dsp48_multadd_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_multadd_v3_0_6 -dds_compiler_v6_0_18 = C:/Mentor/CompLib/2019.1.3/dds_compiler_v6_0_18 -dft_v4_0_16 = C:/Mentor/CompLib/2019.1.3/dft_v4_0_16 -dft_v4_1_1 = C:/Mentor/CompLib/2019.1.3/dft_v4_1_1 -displayport_v7_0_11 = C:/Mentor/CompLib/2019.1.3/displayport_v7_0_11 -displayport_v8_1_1 = C:/Mentor/CompLib/2019.1.3/displayport_v8_1_1 -displayport_v9_0_1 = C:/Mentor/CompLib/2019.1.3/displayport_v9_0_1 -xbip_dsp48_mult_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_mult_v3_0_6 -floating_point_v7_0_16 = C:/Mentor/CompLib/2019.1.3/floating_point_v7_0_16 -div_gen_v5_1_15 = C:/Mentor/CompLib/2019.1.3/div_gen_v5_1_15 -dp_videoaxi4s_bridge_v1_0_0 = C:/Mentor/CompLib/2019.1.3/dp_videoaxi4s_bridge_v1_0_0 -dsp_macro_v1_0_0 = C:/Mentor/CompLib/2019.1.3/dsp_macro_v1_0_0 -fir_compiler_v5_2_6 = C:/Mentor/CompLib/2019.1.3/fir_compiler_v5_2_6 -duc_ddc_compiler_v3_0_15 = C:/Mentor/CompLib/2019.1.3/duc_ddc_compiler_v3_0_15 -ernic_v1_0_1 = C:/Mentor/CompLib/2019.1.3/ernic_v1_0_1 -etrnic_v1_0_3 = C:/Mentor/CompLib/2019.1.3/etrnic_v1_0_3 -etrnic_v1_1_2 = C:/Mentor/CompLib/2019.1.3/etrnic_v1_1_2 -fc32_rs_fec_v1_0_11 = C:/Mentor/CompLib/2019.1.3/fc32_rs_fec_v1_0_11 -fec_5g_common_v1_0_1 = C:/Mentor/CompLib/2019.1.3/fec_5g_common_v1_0_1 -fec_5g_common_v1_1_1 = C:/Mentor/CompLib/2019.1.3/fec_5g_common_v1_1_1 -fir_compiler_v7_2_12 = C:/Mentor/CompLib/2019.1.3/fir_compiler_v7_2_12 -flexo_100g_rs_fec_v1_0_11 = C:/Mentor/CompLib/2019.1.3/flexo_100g_rs_fec_v1_0_11 -floating_point_v7_1_8 = C:/Mentor/CompLib/2019.1.3/floating_point_v7_1_8 -g709_rs_encoder_v2_2_6 = C:/Mentor/CompLib/2019.1.3/g709_rs_encoder_v2_2_6 -rs_toolbox_v9_0_7 = C:/Mentor/CompLib/2019.1.3/rs_toolbox_v9_0_7 -g709_rs_decoder_v2_2_8 = C:/Mentor/CompLib/2019.1.3/g709_rs_decoder_v2_2_8 -g709_fec_v2_3_5 = C:/Mentor/CompLib/2019.1.3/g709_fec_v2_3_5 -g709_fec_v2_4_1 = C:/Mentor/CompLib/2019.1.3/g709_fec_v2_4_1 -g975_efec_i4_v1_0_17 = C:/Mentor/CompLib/2019.1.3/g975_efec_i4_v1_0_17 -g975_efec_i7_v2_0_18 = C:/Mentor/CompLib/2019.1.3/g975_efec_i7_v2_0_18 -ieee802d3_200g_rs_fec_v1_0_7 = C:/Mentor/CompLib/2019.1.3/ieee802d3_200g_rs_fec_v1_0_7 -ieee802d3_25g_rs_fec_v1_0_13 = C:/Mentor/CompLib/2019.1.3/ieee802d3_25g_rs_fec_v1_0_13 -ieee802d3_400g_rs_fec_v1_0_7 = C:/Mentor/CompLib/2019.1.3/ieee802d3_400g_rs_fec_v1_0_7 -ieee802d3_50g_rs_fec_v1_0_11 = C:/Mentor/CompLib/2019.1.3/ieee802d3_50g_rs_fec_v1_0_11 -ieee802d3_50g_rs_fec_v2_0_1 = C:/Mentor/CompLib/2019.1.3/ieee802d3_50g_rs_fec_v2_0_1 -ieee802d3_rs_fec_v1_0_15 = C:/Mentor/CompLib/2019.1.3/ieee802d3_rs_fec_v1_0_15 -ieee802d3_rs_fec_v2_0_5 = C:/Mentor/CompLib/2019.1.3/ieee802d3_rs_fec_v2_0_5 -ldpc_v2_0_3 = C:/Mentor/CompLib/2019.1.3/ldpc_v2_0_3 -lte_3gpp_channel_estimator_v2_0_16 = C:/Mentor/CompLib/2019.1.3/lte_3gpp_channel_estimator_v2_0_16 -lte_3gpp_mimo_decoder_v3_0_15 = C:/Mentor/CompLib/2019.1.3/lte_3gpp_mimo_decoder_v3_0_15 -lte_3gpp_mimo_encoder_v4_0_14 = C:/Mentor/CompLib/2019.1.3/lte_3gpp_mimo_encoder_v4_0_14 -tcc_encoder_3gpplte_v4_0_15 = C:/Mentor/CompLib/2019.1.3/tcc_encoder_3gpplte_v4_0_15 -lte_dl_channel_encoder_v3_0_15 = C:/Mentor/CompLib/2019.1.3/lte_dl_channel_encoder_v3_0_15 -lte_dl_channel_encoder_v4_0_0 = C:/Mentor/CompLib/2019.1.3/lte_dl_channel_encoder_v4_0_0 -xfft_v7_2_9 = C:/Mentor/CompLib/2019.1.3/xfft_v7_2_9 -lte_fft_v2_0_18 = C:/Mentor/CompLib/2019.1.3/lte_fft_v2_0_18 -xfft_v9_1_2 = C:/Mentor/CompLib/2019.1.3/xfft_v9_1_2 -lte_fft_v2_1_0 = C:/Mentor/CompLib/2019.1.3/lte_fft_v2_1_0 -xbip_dsp48_multacc_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_multacc_v3_0_6 -lte_pucch_receiver_v2_0_16 = C:/Mentor/CompLib/2019.1.3/lte_pucch_receiver_v2_0_16 -xbip_multadd_v3_0_14 = C:/Mentor/CompLib/2019.1.3/xbip_multadd_v3_0_14 -lte_rach_detector_v3_1_5 = C:/Mentor/CompLib/2019.1.3/lte_rach_detector_v3_1_5 -lte_ul_channel_decoder_v4_0_16 = C:/Mentor/CompLib/2019.1.3/lte_ul_channel_decoder_v4_0_16 -mailbox_v2_1_11 = C:/Mentor/CompLib/2019.1.3/mailbox_v2_1_11 -mdm_v3_2_16 = C:/Mentor/CompLib/2019.1.3/mdm_v3_2_16 -iomodule_v3_0 = C:/Mentor/CompLib/2019.1.3/iomodule_v3_0 -lmb_bram_if_cntlr_v4_0 = C:/Mentor/CompLib/2019.1.3/lmb_bram_if_cntlr_v4_0 -lmb_v10_v3_0 = C:/Mentor/CompLib/2019.1.3/lmb_v10_v3_0 -axi_lite_ipif_v3_0 = C:/Mentor/CompLib/2019.1.3/axi_lite_ipif_v3_0 -mdm_v3_2 = C:/Mentor/CompLib/2019.1.3/mdm_v3_2 -microblaze_mcs_v2_3_6 = C:/Mentor/CompLib/2019.1.3/microblaze_mcs_v2_3_6 -noc_mc_ddr4_phy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_mc_ddr4_phy_v1_0_0 -perf_axi_tg_v1_0_8 = C:/Mentor/CompLib/2019.1.3/perf_axi_tg_v1_0_8 -polar_v1_0_3 = C:/Mentor/CompLib/2019.1.3/polar_v1_0_3 -prc_v1_3_2 = C:/Mentor/CompLib/2019.1.3/prc_v1_3_2 -processing_system7_vip_v1_0_7 = C:/Mentor/CompLib/2019.1.3/processing_system7_vip_v1_0_7 -proc_sys_reset_v5_0_13 = C:/Mentor/CompLib/2019.1.3/proc_sys_reset_v5_0_13 -pr_axi_shutdown_manager_v1_0_1 = C:/Mentor/CompLib/2019.1.3/pr_axi_shutdown_manager_v1_0_1 -pr_bitstream_monitor_v1_0_1 = C:/Mentor/CompLib/2019.1.3/pr_bitstream_monitor_v1_0_1 -pr_decoupler_v1_0_7 = C:/Mentor/CompLib/2019.1.3/pr_decoupler_v1_0_7 -quadsgmii_v3_4_6 = C:/Mentor/CompLib/2019.1.3/quadsgmii_v3_4_6 -rs_decoder_v9_0_16 = C:/Mentor/CompLib/2019.1.3/rs_decoder_v9_0_16 -rs_encoder_v9_0_15 = C:/Mentor/CompLib/2019.1.3/rs_encoder_v9_0_15 -rxaui_v4_4_6 = C:/Mentor/CompLib/2019.1.3/rxaui_v4_4_6 -sd_fec_v1_1_3 = C:/Mentor/CompLib/2019.1.3/sd_fec_v1_1_3 -sid_v8_0_14 = C:/Mentor/CompLib/2019.1.3/sid_v8_0_14 -soft_ecc_proxy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/soft_ecc_proxy_v1_0_0 -spdif_v2_0_21 = C:/Mentor/CompLib/2019.1.3/spdif_v2_0_21 -srio_gen2_v4_1_6 = C:/Mentor/CompLib/2019.1.3/srio_gen2_v4_1_6 -switch_core_top_v1_0_7 = C:/Mentor/CompLib/2019.1.3/switch_core_top_v1_0_7 -sync_ip = C:/Mentor/CompLib/2019.1.3/sync_ip -tcc_decoder_3gppmm_v2_0_18 = C:/Mentor/CompLib/2019.1.3/tcc_decoder_3gppmm_v2_0_18 -tcc_encoder_3gpp_v5_0_15 = C:/Mentor/CompLib/2019.1.3/tcc_encoder_3gpp_v5_0_15 -tmr_comparator_v1_0_2 = C:/Mentor/CompLib/2019.1.3/tmr_comparator_v1_0_2 -tmr_sem_v1_0_9 = C:/Mentor/CompLib/2019.1.3/tmr_sem_v1_0_9 -tri_mode_ethernet_mac_v9_0_14 = C:/Mentor/CompLib/2019.1.3/tri_mode_ethernet_mac_v9_0_14 -tsn_temac_v1_0_4 = C:/Mentor/CompLib/2019.1.3/tsn_temac_v1_0_4 -videoaxi4s_bridge_v1_0_5 = C:/Mentor/CompLib/2019.1.3/videoaxi4s_bridge_v1_0_5 -viterbi_v9_1_11 = C:/Mentor/CompLib/2019.1.3/viterbi_v9_1_11 -v_ccm_v6_0_15 = C:/Mentor/CompLib/2019.1.3/v_ccm_v6_0_15 -v_cfa_v7_0_14 = C:/Mentor/CompLib/2019.1.3/v_cfa_v7_0_14 -v_cresample_v4_0_14 = C:/Mentor/CompLib/2019.1.3/v_cresample_v4_0_14 -v_dual_splitter_v1_0_9 = C:/Mentor/CompLib/2019.1.3/v_dual_splitter_v1_0_9 -v_enhance_v8_0_15 = C:/Mentor/CompLib/2019.1.3/v_enhance_v8_0_15 -v_gamma_v7_0_15 = C:/Mentor/CompLib/2019.1.3/v_gamma_v7_0_15 -v_osd_v6_0_16 = C:/Mentor/CompLib/2019.1.3/v_osd_v6_0_16 -v_rgb2ycrcb_v7_1_13 = C:/Mentor/CompLib/2019.1.3/v_rgb2ycrcb_v7_1_13 -v_vid_sdi_tx_bridge_v2_0_0 = C:/Mentor/CompLib/2019.1.3/v_vid_sdi_tx_bridge_v2_0_0 -v_ycrcb2rgb_v7_1_13 = C:/Mentor/CompLib/2019.1.3/v_ycrcb2rgb_v7_1_13 -xbip_dsp48_macro_v3_0_17 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_macro_v3_0_17 -xfft_v9_0_17 = C:/Mentor/CompLib/2019.1.3/xfft_v9_0_17 -xsdbs_v1_0_2 = C:/Mentor/CompLib/2019.1.3/xsdbs_v1_0_2 -zynq_ultra_ps_e_vip_v1_0_5 = C:/Mentor/CompLib/2019.1.3/zynq_ultra_ps_e_vip_v1_0_5 -[DefineOptionset] -; Define optionset entries for the various compilers, vmake, and vsim. -; These option sets can be used with the "-optionset " syntax. -; i.e. -; vlog -optionset COMPILEDEBUG top.sv -; vsim -optionset UVMDEBUG my_top -; -; Following are some useful examples. - -; define a vsim optionset for uvm debugging -UVMDEBUG = -uvmcontrol=all -msgmode both -displaymsgmode both -classdebug -onfinish stop - -; define a vopt optionset for debugging -VOPTDEBUG = +acc -debugdb - -[encryption] -; For vencrypt and vhencrypt. - -; Controls whether to encrypt whole files by ignoring all protect directives -; (except "viewport" and "interface_viewport") that are present in the input. -; The default is 0, use embedded protect directives to control the encryption. -; Set this to 1 to encrypt whole files by ignoring embedded protect directives. -; wholefile = 0 - -; Sets the data_method to use for the symmetric session key. -; The session key is a symmetric key that is randomly generated for each -; protected region (envelope) and is the heart of all encryption. This is used -; to set the length of the session key to generate and use when encrypting the -; HDL text. Supported values are aes128, aes192, and aes256. -; data_method = aes128 - -; The following 2 are for specifying an IEEE Std. 1735 Version 2 (V2) encryption -; "recipe" comprising an optional common block, at least one tool block (which -; contains the key public key), and the text to be encrypted. The common block -; and any of the tool blocks may contain rights in the form of the "control" -; directive. The text to be encrypted is specified either by setting -; "wholefile" to 1 or by embedding protect "begin" and "end" directives in -; the input HDL files. - -; Common recipe specification file. This file is optional. Its presence will -; require at least one "toolblock" to be specified. -; Directives such as "author" "author_info" and "data_method", -; as well as the common block license specification, go in this file. -; common = - -; Tool block specification recipe(s). Public key file with optional tool block -; file name. May be multiply-defined; at least one tool block is required if -; a recipe is being specified. -; Key file is a file name with no extension (.deprecated or .active will be -; supplied by the encryption tool). -; Rights file name is optional. -; toolblock = [,]{:[,]} - -; Location of directory containing recipe files. -; The default location is in the product installation directory. -; keyring = $MODEL_TECH/../keyring - -; Enable encryption statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list] -; Add '-' to disable specific statistics. Default is [cmd,msg]. -Stats = cmd,msg - -[vcom] -; VHDL93 variable selects language version as the default. -; Default is VHDL-2002. -; Value of 0 or 1987 for VHDL-1987. -; Value of 1 or 1993 for VHDL-1993. -; Default or value of 2 or 2002 for VHDL-2002. -; Value of 3 or 2008 for VHDL-2008 -; Value of 4 or ams99 for VHDL-AMS-1999 -; Value of 5 or ams07 for VHDL-AMS-2007 -VHDL93 = 2002 - -; Ignore VHDL-2008 declaration of REAL_VECTOR in package STANDARD. Default is off. -; ignoreStandardRealVector = 1 - -; Show source line containing error. Default is off. -; Show_source = 1 - -; Turn off unbound-component warnings. Default is on. -; Show_Warning1 = 0 - -; Turn off process-without-a-wait-statement warnings. Default is on. -; Show_Warning2 = 0 - -; Turn off null-range warnings. Default is on. -; Show_Warning3 = 0 - -; Turn off no-space-in-time-literal warnings. Default is on. -; Show_Warning4 = 0 - -; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on. -; Show_Warning5 = 0 - -; Turn off optimization for IEEE std_logic_1164 package. Default is on. -; Optimize_1164 = 0 - -; Enable compiler statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; Turn on resolving of ambiguous function overloading in favor of the -; "explicit" function declaration (not the one automatically created by -; the compiler for each type declaration). Default is off. -; The .ini file has Explicit enabled so that std_logic_signed/unsigned -; will match the behavior of synthesis tools. -Explicit = 1 - -; Turn off acceleration of the VITAL packages. Default is to accelerate. -; NoVital = 1 - -; Turn off VITAL compliance checking. Default is checking on. -; NoVitalCheck = 1 - -; Ignore VITAL compliance checking errors. Default is to not ignore. -; IgnoreVitalErrors = 1 - -; Turn off VITAL compliance checking warnings. Default is to show warnings. -; Show_VitalChecksWarnings = 0 - -; Turn off PSL assertion warning messages. Default is to show warnings. -; Show_PslChecksWarnings = 0 - -; Enable parsing of embedded PSL assertions. Default is enabled. -; EmbeddedPsl = 0 - -; Keep silent about case statement static warnings. -; Default is to give a warning. -; NoCaseStaticError = 1 - -; Keep silent about warnings caused by aggregates that are not locally static. -; Default is to give a warning. -; NoOthersStaticError = 1 - -; Treat as errors: -; case statement static warnings -; warnings caused by aggregates that are not locally static -; Overrides NoCaseStaticError, NoOthersStaticError settings. -; PedanticErrors = 1 - -; Turn off inclusion of debugging info within design units. -; Default is to include debugging info. -; NoDebug = 1 - -; Turn off "Loading..." messages. Default is messages on. -; Quiet = 1 - -; Turn on some limited synthesis rule compliance checking. Checks only: -; -- signals used (read) by a process must be in the sensitivity list -; CheckSynthesis = 1 - -; Activate optimizations on expressions that do not involve signals, -; waits, or function/procedure/task invocations. Default is off. -; ScalarOpts = 1 - -; Turns on lint-style checking. -; Show_Lint = 1 - -; Require the user to specify a configuration for all bindings, -; and do not generate a compile time default binding for the -; component. This will result in an elaboration error of -; 'component not bound' if the user fails to do so. Avoids the rare -; issue of a false dependency upon the unused default binding. -; RequireConfigForAllDefaultBinding = 1 - -; Perform default binding at compile time. -; Default is to do default binding at load time. -; BindAtCompile = 1; - -; Inhibit range checking on subscripts of arrays. Range checking on -; scalars defined with subtypes is inhibited by default. -; NoIndexCheck = 1 - -; Inhibit range checks on all (implicit and explicit) assignments to -; scalar objects defined with subtypes. -; NoRangeCheck = 1 - -; Set the prefix to be honored for synthesis/coverage pragma recognition. -; Default is "". -; AddPragmaPrefix = "" - -; Ignore synthesis and coverage pragmas with this prefix. -; Default is "". -; IgnorePragmaPrefix = "" - -; Turn on code coverage in VHDL design units. Default is off. -; Coverage = sbceft - -; Turn off code coverage in VHDL subprograms. Default is on. -; CoverSub = 0 - -; Automatically exclude VHDL case statement OTHERS choice branches. -; This includes OTHERS choices in selected signal assigment statements. -; Default is to not exclude. -; CoverExcludeDefault = 1 - -; Control compiler and VOPT optimizations that are allowed when -; code coverage is on. Refer to the comment for this in the [vlog] area. -; CoverOpt = 3 - -; Turn on or off clkOpt optimization for code coverage. Default is on. -; CoverClkOpt = 1 - -; Turn on or off clkOpt optimization builtins for code coverage. Default is on. -; CoverClkOptBuiltins = 0 - -; Inform code coverage optimizations to respect VHDL 'H' and 'L' -; values on signals in conditions and expressions, and to not automatically -; convert them to '1' and '0'. Default is to not convert. -; CoverRespectHandL = 0 - -; Increase or decrease the maximum number of rows allowed in a UDP table -; implementing a VHDL condition coverage or expression coverage expression. -; More rows leads to a longer compile time, but more expressions covered. -; CoverMaxUDPRows = 192 - -; Increase or decrease the maximum number of input patterns that are present -; in FEC table. This leads to a longer compile time with more expressions -; covered with FEC metric. -; CoverMaxFECRows = 192 - -; Increase or decrease the limit on the size of expressions and conditions -; considered for expression and condition coverages. Higher FecUdpEffort leads -; to higher compile, optimize and simulation time, but more expressions and -; conditions are considered for coverage in the design. FecUdpEffort can -; be set to a number ranging from 1 (low) to 3 (high), defined as: -; 1 - (low) Only small expressions and conditions considered for coverage. -; 2 - (medium) Bigger expressions and conditions considered for coverage. -; 3 - (high) Very large expressions and conditions considered for coverage. -; The default setting is 1 (low). -; FecUdpEffort = 1 - -; Enable or disable Focused Expression Coverage analysis for conditions and -; expressions. Focused Expression Coverage data is provided by default when -; expression and/or condition coverage is active. -; CoverFEC = 0 - -; Enable or disable UDP Coverage analysis for conditions and expressions. -; UDP Coverage data is disabled by default when expression and/or condition -; coverage is active. -; CoverUDP = 1 - -; Enable or disable Rapid Expression Coverage mode for conditions and expressions. -; Disabling this would convert non-masking conditions in FEC tables to matching -; input patterns. -; CoverREC = 1 - -; Enable or disable bit-blasting multi-bit operands of reduction prefix expressions -; for expression/condition coverage. -; NOTE: Enabling this may have a negative impact on simulation performance. -; CoverExpandReductionPrefix = 0 - -; Enable or disable short circuit evaluation of conditions and expressions when -; condition or expression coverage is active. Short circuit evaluation is enabled -; by default. -; CoverShortCircuit = 0 - -; Enable code coverage reporting of code that has been optimized away. -; The default is not to report. -; CoverReportCancelled = 1 - -; Enable deglitching of code coverage in combinatorial, non-clocked, processes. -; Default is no deglitching. -; CoverDeglitchOn = 1 - -; Control the code coverage deglitching period. A period of 0, eliminates delta -; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a -; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". -; CoverDeglitchPeriod = 0 - -; Use this directory for compiler temporary files instead of "work/_temp" -; CompilerTempDir = /tmp - -; Set this to cause the compilers to force data to be committed to disk -; when the files are closed. -; SyncCompilerFiles = 1 - -; Add VHDL-AMS declarations to package STANDARD -; Default is not to add -; AmsStandard = 1 - -; Range and length checking will be performed on array indices and discrete -; ranges, and when violations are found within subprograms, errors will be -; reported. Default is to issue warnings for violations, because subprograms -; may not be invoked. -; NoDeferSubpgmCheck = 0 - -; Turn ON detection of FSMs having single bit current state variable. -; FsmSingle = 1 - -; Turn off reset state transitions in FSM. -; FsmResetTrans = 0 - -; Turn ON detection of FSM Implicit Transitions. -; FsmImplicitTrans = 1 - -; Controls whether or not to show immediate assertions with constant expressions -; in GUI/report/UCDB etc. By default, immediate assertions with constant -; expressions are shown in GUI/report/UCDB etc. This does not affect -; evaluation of immediate assertions. -; ShowConstantImmediateAsserts = 0 - -; Controls how VHDL basic identifiers are stored with the design unit. -; Does not make the language case-sensitive, affects only how declarations -; declared with basic identifiers have their names stored and printed -; (in the GUI, examine, etc.). -; Default is to preserve the case as originally depicted in the VHDL source. -; Value of 0 indicates to change all basic identifiers to lower case. -; PreserveCase = 0 - -; For Configuration Declarations, controls the effect that USE clauses have -; on visibility inside the configuration items being configured. If 1 -; (the default), then use pre-10.0 behavior. If 0, then for stricter LRM-compliance, -; extend the visibility of objects made visible through USE clauses into nested -; component configurations. -; OldVHDLConfigurationVisibility = 0 - -; Allows VHDL configuration declarations to be in a different library from -; the corresponding configured entity. Default is to not allow this for -; stricter LRM-compliance. -; SeparateConfigLibrary = 1; - -; Determine how mode OUT subprogram parameters of type array and record are treated. -; If 0 (the default), then only VHDL 2008 will do this initialization. -; If 1, always initialize the mode OUT parameter to its default value. -; If 2, do not initialize the mode OUT out parameter. -; Note that prior to release 10.1, all language versions did not initialize mode -; OUT array and record type parameters, unless overridden here via this mechanism. -; In release 10.1 and later, only files compiled with VHDL 2008 will cause this -; initialization, unless overridden here. -; InitOutCompositeParam = 0 - -; Generate symbols debugging database in only some special cases to save on -; the number of files in the library. For other design-units, this database is -; generated on-demand in vsim. -; Default is to to generate debugging database for all design-units. -; SmartDbgSym = 1 - -; Enable or disable automatic creation of missing libraries. -; Default is 1 (enabled) -; CreateLib = 1 - -; Describe compilation options according to matching file patterns. -; File pattern * matches all printing characters other than '/'. -; File pattern **/x matches all paths containing file/directory x. -; File pattern x/** matches all paths beginning at directory x. -; FileOptMap = (**/*.vhd => -2008); - -; Describe library targets of compilation according to matching file patterns. -; LibMap = (**/*.vhd => work); - -[vlog] -; Turn off inclusion of debugging info within design units. -; Default is to include debugging info. -; NoDebug = 1 - -; Turn off "Loading..." messages. Default is messages on. -; Quiet = 1 - -; Turn on Verilog hazard checking (order-dependent accessing of global vars). -; Default is off. -; Hazard = 1 - -; Turn on converting regular Verilog identifiers to uppercase. Allows case -; insensitivity for module names. Default is no conversion. -; UpCase = 1 - -; Activate optimizations on expressions that do not involve signals, -; waits, or function/procedure/task invocations. Default is off. -; ScalarOpts = 1 - -; Turns on lint-style checking. -; Show_Lint = 1 - -; Show source line containing error. Default is off. -; Show_source = 1 - -; Turn on bad option warning. Default is off. -; Show_BadOptionWarning = 1 - -; Revert back to IEEE 1364-1995 syntax, default is 0 (off). -; vlog95compat = 1 - -; Turn off PSL warning messages. Default is to show warnings. -; Show_PslChecksWarnings = 0 - -; Enable parsing of embedded PSL assertions. Default is enabled. -; EmbeddedPsl = 0 - -; Enable compiler statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list,kb] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; Set the threshold for automatically identifying sparse Verilog memories. -; A memory with total size in bytes equal to or more than the sparse memory -; threshold gets marked as sparse automatically, unless specified otherwise -; in source code or by the +nosparse commandline option of vlog or vopt. -; The default is 1M. (i.e. memories with total size equal -; to or greater than 1Mb are marked as sparse) -; SparseMemThreshold = 1048576 - -; Set the prefix to be honored for synthesis and coverage pragma recognition. -; Default is "". -; AddPragmaPrefix = "" - -; Ignore synthesis and coverage pragmas with this prefix. -; Default is "". -; IgnorePragmaPrefix = "" - -; Set the option to treat all files specified in a vlog invocation as a -; single compilation unit. The default value is set to 0 which will treat -; each file as a separate compilation unit as specified in the P1800 draft standard. -; MultiFileCompilationUnit = 1 - -; Turn on code coverage in Verilog design units. Default is off. -; Coverage = sbceft - -; Automatically exclude Verilog case statement default branches. -; Default is to not automatically exclude defaults. -; CoverExcludeDefault = 1 - -; Increase or decrease the maximum number of rows allowed in a UDP table -; implementing a VHDL condition coverage or expression coverage expression. -; More rows leads to a longer compile time, but more expressions covered. -; CoverMaxUDPRows = 192 - -; Increase or decrease the maximum number of input patterns that are present -; in FEC table. This leads to a longer compile time with more expressions -; covered with FEC metric. -; CoverMaxFECRows = 192 - -; Enable Multi Bit Expression Coverage in a Design, If design has expression with -; multi bit operands, this option enables its Expression Coverage. -; The default value is 0. -; CoverFecMultiBit = 1 - -; Increase or decrease the limit on the size of expressions and conditions -; considered for expression and condition coverages. Higher FecUdpEffort leads -; to higher compile, optimize and simulation time, but more expressions and -; conditions are considered for coverage in the design. FecUdpEffort can -; be set to a number ranging from 1 (low) to 3 (high), defined as: -; 1 - (low) Only small expressions and conditions considered for coverage. -; 2 - (medium) Bigger expressions and conditions considered for coverage. -; 3 - (high) Very large expressions and conditions considered for coverage. -; The default setting is 1 (low). -; FecUdpEffort = 1 - -; Enable or disable Focused Expression Coverage analysis for conditions and -; expressions. Focused Expression Coverage data is provided by default when -; expression and/or condition coverage is active. -; CoverFEC = 0 - -; Enable or disable UDP Coverage analysis for conditions and expressions. -; UDP Coverage data is disabled by default when expression and/or condition -; coverage is active. -; CoverUDP = 1 - -; Enable or disable Rapid Expression Coverage mode for conditions and expressions. -; Disabling this would convert non-masking conditions in FEC tables to matching -; input patterns. -; CoverREC = 1 - -; Enable or disable bit-blasting multi-bit operands of reduction prefix expressions -; for expression/condition coverage. -; NOTE: Enabling this may have a negative impact on simulation performance. -; CoverExpandReductionPrefix = 0 - -; Enable or disable short circuit evaluation of conditions and expressions when -; condition or expression coverage is active. Short circuit evaluation is enabled -; by default. -; CoverShortCircuit = 0 - -; Enable deglitching of code coverage in combinatorial, non-clocked, processes. -; Default is no deglitching. -; CoverDeglitchOn = 1 - -; Control the code coverage deglitching period. A period of 0, eliminates delta -; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a -; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". -; CoverDeglitchPeriod = 0 - -; Turn on code coverage in VLOG `celldefine modules, modules containing -; specify blocks, and modules included using vlog -v and -y. Default is off. -; CoverCells = 1 - -; Enable code coverage reporting of code that has been optimized away. -; The default is not to report. -; CoverReportCancelled = 1 - -; Control compiler and VOPT optimizations that are allowed when -; code coverage is on. This is a number from 0 to 5, with the following -; meanings (the default is 3): -; 5 -- All allowable optimizations are on. -; 4 -- Turn off removing unreferenced code. -; 3 -- Turn off process, always block and if statement merging. -; 2 -- Turn off expression optimization, converting primitives -; to continuous assignments, VHDL subprogram inlining. -; and VHDL clkOpt (converting FF's to builtins). -; 1 -- Turn off continuous assignment optimizations and clock suppression. -; 0 -- Turn off Verilog module inlining and VHDL arch inlining. -; HOWEVER, if fsm coverage is turned on, optimizations will be forced to -; level 3, with also turning off converting primitives to continuous assigns. -; CoverOpt = 3 - -; Specify the override for the default value of "cross_num_print_missing" -; option for the Cross in Covergroups. If not specified then LRM default -; value of 0 (zero) is used. This is a compile time option. -; SVCrossNumPrintMissingDefault = 0 - -; Setting following to 1 would cause creation of variables which -; would represent the value of Coverpoint expressions. This is used -; in conjunction with "SVCoverpointExprVariablePrefix" option -; in the modelsim.ini -; EnableSVCoverpointExprVariable = 0 - -; Specify the override for the prefix used in forming the variable names -; which represent the Coverpoint expressions. This is used in conjunction with -; "EnableSVCoverpointExprVariable" option of the modelsim.ini -; The default prefix is "expr". -; The variable name is -; variable name => _ -; SVCoverpointExprVariablePrefix = expr - -; Override for the default value of the SystemVerilog covergroup, -; coverpoint, and cross option.goal (defined to be 100 in the LRM). -; NOTE: It does not override specific assignments in SystemVerilog -; source code. NOTE: The modelsim.ini variable "SVCovergroupGoal" -; in the [vsim] section can override this value. -; SVCovergroupGoalDefault = 100 - -; Override for the default value of the SystemVerilog covergroup, -; coverpoint, and cross type_option.goal (defined to be 100 in the LRM) -; NOTE: It does not override specific assignments in SystemVerilog -; source code. NOTE: The modelsim.ini variable "SVCovergroupTypeGoal" -; in the [vsim] section can override this value. -; SVCovergroupTypeGoalDefault = 100 - -; Specify the override for the default value of "strobe" option for the -; Covergroup Type. This is a compile time option which forces "strobe" to -; a user specified default value and supersedes SystemVerilog specified -; default value of '0'(zero). NOTE: This can be overriden by a runtime -; modelsim.ini variable "SVCovergroupStrobe" in the [vsim] section. -; SVCovergroupStrobeDefault = 0 - -; Specify the override for the default value of "per_instance" option for the -; Covergroup variables. This is a compile time option which forces "per_instance" -; to a user specified default value and supersedes SystemVerilog specified -; default value of '0'(zero). -; SVCovergroupPerInstanceDefault = 0 - -; Specify the override for the default value of "get_inst_coverage" option for the -; Covergroup variables. This is a compile time option which forces -; "get_inst_coverage" to a user specified default value and supersedes -; SystemVerilog specified default value of '0'(zero). -; SVCovergroupGetInstCoverageDefault = 0 - -; -; A space separated list of resource libraries that contain precompiled -; packages. The behavior is identical to using the "-L" switch. -; -; LibrarySearchPath = [ ...] -LibrarySearchPath = mtiAvm mtiRnm mtiOvm mtiUvm mtiUPF infact - -; The behavior is identical to the "-mixedansiports" switch. Default is off. -; MixedAnsiPorts = 1 - -; Enable SystemVerilog 3.1a $typeof() function. Default is off. -; EnableTypeOf = 1 - -; Only allow lower case pragmas. Default is disabled. -; AcceptLowerCasePragmaOnly = 1 - -; Set the maximum depth permitted for a recursive include file nesting. -; IncludeRecursionDepthMax = 5 - -; Turn ON detection of FSMs having single bit current state variable. -; FsmSingle = 1 - -; Turn off reset state transitions in FSM. -; FsmResetTrans = 0 - -; Turn off detections of FSMs having x-assignment. -; FsmXAssign = 0 - -; Turn ON detection of FSM Implicit Transitions. -; FsmImplicitTrans = 1 - -; List of file suffixes which will be read as SystemVerilog. White space -; in extensions can be specified with a back-slash: "\ ". Back-slashes -; can be specified with two consecutive back-slashes: "\\"; -; SvFileSuffixes = sv svp svh - -; This setting is the same as the vlog -sv command line switch. -; Enables SystemVerilog features and keywords when true (1). -; When false (0), the rules of IEEE Std 1364-2005 are followed and -; SystemVerilog keywords are ignored. -; Svlog = 0 - -; Prints attribute placed upon SV packages during package import -; when true (1). The attribute will be ignored when this -; entry is false (0). The attribute name is "mti_design_element_load_message". -; The value of this attribute is a string literal. -; Default is true (1). -; PrintSVPackageLoadingAttribute = 1 - -; Do not show immediate assertions with constant expressions in -; GUI/reports/UCDB etc. By default immediate assertions with constant -; expressions are shown in GUI/reports/UCDB etc. This does not affect -; evaluation of immediate assertions. -; ShowConstantImmediateAsserts = 0 - -; Controls if untyped parameters that are initialized with values greater -; than 2147483647 are mapped to generics of type INTEGER or ignored. -; If mapped to VHDL Integers, values greater than 2147483647 -; are mapped to negative values. -; Default is to map these parameter to generic of type INTEGER -; ForceUnsignedToVHDLInteger = 1 - -; Enable AMS wreal (wired real) extensions. Default is 0. -; WrealType = 1 - -; Controls SystemVerilog Language Extensions. These options enable -; some non-LRM compliant behavior. -; SvExtensions = [+|-][,[+|-]*] - -; Generate symbols debugging database in only some special cases to save on -; the number of files in the library. For other design-units, this database is -; generated on-demand in vsim. -; Default is to to generate debugging database for all design-units. -; SmartDbgSym = 1 - -; Controls how $unit library entries are named. Valid options are: -; "file" (generate name based on the first file on the command line) -; "du" (generate name based on first design unit following an item -; found in $unit scope) -; CUAutoName = file - -; Enable or disable automatic creation of missing libraries. -; Default is 1 (enabled) -; CreateLib = 1 - -[sccom] -; Enable use of SCV include files and library. Default is off. -; UseScv = 1 - -; Add C++ compiler options to the sccom command line by using this variable. -; CppOptions = -g - -; Use custom C++ compiler located at this path rather than the default path. -; The path should point directly at a compiler executable. -; CppPath = /usr/bin/g++ - -; Specify the compiler version from the list of support GNU compilers. -; examples 4.7.4, 5.3.0, 7.4.0 -; CppInstall = 7.4.0 - -; Enable verbose messages from sccom. Default is off. -; SccomVerbose = 1 - -; sccom logfile. Default is no logfile. -; SccomLogfile = sccom.log - -; Enable use of SC_MS include files and library. Default is off. -; UseScMs = 1 - -; Use SystemC-2.2 instead of the default SystemC-2.3. Default is off. -; Sc22Mode = 1 - -; Enable compiler statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list,kb] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; Enable or disable automatic creation of missing libraries. -; Default is 1 (enabled) -; CreateLib = 1 - -; Enable use of UVMC library. Default is off. -; UseUvmc = 1 - -[vopt] -; Turn on code coverage in vopt. Default is off. -; Coverage = sbceft - -; enable or disable param saving in UCDB. -; CoverageSaveParam = 0 - -; Control compiler optimizations that are allowed when -; code coverage is on. Refer to the comment for this in the [vlog] area. -; CoverOpt = 3 - -; Controls set of CoverConstructs that are being considered for Coverage -; Collection. -; Some of Valid options are: default,set1,set2 -; Covermode = default - -; Controls set of HDL cover constructs that would be considered(or not considered) -; for Coverage Collection. (Default corresponds to covermode default). -; Some of Valid options are: "ca", "citf", "cifl", "tcint", "fsmqs". -; Coverconstruct = noca,nocitf,nofsmtf,nofsmds,noctes,nocicl,nocprc,nocfl,nofsmup,nocifl,nocpm,notcint,nocpkg,nocsva - -; Increase or decrease the maximum number of rows allowed in a UDP table -; implementing a VHDL condition coverage or expression coverage expression. -; More rows leads to a longer compile time, but more expressions covered. -; CoverMaxUDPRows = 192 - -; Increase or decrease the maximum number of input patterns that are present -; in FEC table. This leads to a longer compile time with more expressions -; covered with FEC metric. -; CoverMaxFECRows = 192 - -; Enable Multi Bit Expression Coverage in a Design, If design has expression with -; multi bit operands, this option enables its Expression Coverage. -; The default value is 0. -; CoverFecMultiBit = 1 - -; Increase or decrease the limit on the size of expressions and conditions -; considered for expression and condition coverages. Higher FecUdpEffort leads -; to higher compile, optimize and simulation time, but more expressions and -; conditions are considered for coverage in the design. FecUdpEffort can -; be set to a number ranging from 1 (low) to 3 (high), defined as: -; 1 - (low) Only small expressions and conditions considered for coverage. -; 2 - (medium) Bigger expressions and conditions considered for coverage. -; 3 - (high) Very large expressions and conditions considered for coverage. -; The default setting is 1 (low). -; FecUdpEffort = 1 - -; Enable code coverage reporting of code that has been optimized away. -; The default is not to report. -; CoverReportCancelled = 1 - -; Enable deglitching of code coverage in combinatorial, non-clocked, processes. -; Default is no deglitching. -; CoverDeglitchOn = 1 - -; Enable compiler statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list,kb] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; Control the code coverage deglitching period. A period of 0, eliminates delta -; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a -; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". -; CoverDeglitchPeriod = 0 - -; Do not show immediate assertions with constant expressions in -; GUI/reports/UCDB etc. By default immediate assertions with constant -; expressions are shown in GUI/reports/UCDB etc. This does not affect -; evaluation of immediate assertions. -; ShowConstantImmediateAsserts = 0 - -; Set the maximum number of iterations permitted for a generate loop. -; Restricting this permits the implementation to recognize infinite -; generate loops. -; GenerateLoopIterationMax = 100000 - -; Set the maximum depth permitted for a recursive generate instantiation. -; Restricting this permits the implementation to recognize infinite -; recursions. -; GenerateRecursionDepthMax = 200 - -; Set the number of processes created during the code generation phase. -; By default a heuristic is used to set this value. This may be set to 0 -; to disable this feature completely. -; ParallelJobs = 0 - -; Controls SystemVerilog Language Extensions. These options enable -; some non-LRM compliant behavior. -; SvExtensions = [+|-][,[+|-]*] - -; Load the specified shared objects with the RTLD_GLOBAL flag. -; This gives global visibility to all symbols in the shared objects, -; meaning that subsequently loaded shared objects can bind to symbols -; in the global shared objects. The list of shared objects should -; be whitespace delimited. This option is not supported on the -; Windows or AIX platforms. -; GlobalSharedObjectList = example1.so example2.so example3.so - -; Disable SystemVerilog elaboration system task messages -; IgnoreSVAInfo = 1 -; IgnoreSVAWarning = 1 -; IgnoreSVAError = 1 -; IgnoreSVAFatal = 1 - -; Enable or disable automatic creation of missing libraries. -; Default is 1 (enabled) -; CreateLib = 1 - -[vsim] -; vopt flow -; Set to turn on automatic optimization of a design. -; Default is on -VoptFlow = 1 - -; Simulator resolution -; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100. -Resolution = fs - -; Disable certain code coverage exclusions automatically. -; Assertions and FSM are exluded from the code coverage by default -; Set AutoExclusionsDisable = fsm to enable code coverage for fsm -; Set AutoExclusionsDisable = assertions to enable code coverage for assertions -; Set AutoExclusionsDisable = all to enable code coverage for all the automatic exclusions -; Or specify comma or space separated list -;AutoExclusionsDisable = fsm,assertions - -; User time unit for run commands -; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the -; unit specified for Resolution. For example, if Resolution is 100ps, -; then UserTimeUnit defaults to ps. -; Should generally be set to default. -UserTimeUnit = default - -; Default run length -RunLength = 100 - -; Maximum iterations that can be run without advancing simulation time -IterationLimit = 10000000 - -; Specify libraries to be searched for precompiled modules -; LibrarySearchPath = [ ...] - -; Set XPROP assertion fail limit. Default is 5. -; Any positive integer, -1 for infinity. -; XpropAssertionLimit = 5 - -; Control PSL and Verilog Assume directives during simulation -; Set SimulateAssumeDirectives = 0 to disable assume being simulated as asserts -; Set SimulateAssumeDirectives = 1 to enable assume simulation as asserts -; SimulateAssumeDirectives = 1 - -; Control the simulation of PSL and SVA -; These switches can be overridden by the vsim command line switches: -; -psl, -nopsl, -sva, -nosva. -; Set SimulatePSL = 0 to disable PSL simulation -; Set SimulatePSL = 1 to enable PSL simulation (default) -; SimulatePSL = 1 -; Set SimulateSVA = 0 to disable SVA simulation -; Set SimulateSVA = 1 to enable concurrent SVA simulation (default) -; SimulateSVA = 1 - -; Control SVA and VHDL immediate assertion directives during simulation -; Set SimulateImmedAsserts = 0 to disable simulation of immediate asserts -; Set SimulateImmedAsserts = 1 to enable simulation of immediate asserts -; SimulateImmedAsserts = 1 - -; License feature mappings for Verilog and VHDL -; qhsimvh Single language VHDL license -; qhsimvl Single language Verilog license -; msimhdlsim Language neutral license for either Verilog or VHDL -; msimhdlmix Second language only, language neutral license for either -; Verilog or VHDL -; -; Directives to license manager can be set either as single value or as -; space separated multi-values: -; vhdl Immediately checkout and hold a VHDL license (i.e., one of -; qhsimvh, msimhdlsim, or msimhdlmix) -; vlog Immediately checkout and hold a Verilog license (i.e., one of -; qhsimvl, msimhdlsim, or msimhdlmix) -; plus Immediately checkout and hold a VHDL license and a Verilog license -; noqueue Do not wait in the license queue when a license is not available -; viewsim Try for viewer license but accept simulator license(s) instead -; of queuing for viewer license (PE ONLY) -; noviewer Disable checkout of msimviewer license feature (PE ONLY) -; noslvhdl Disable checkout of qhsimvh license feature -; noslvlog Disable checkout of qhsimvl license feature -; nomix Disable checkout of msimhdlmix license feature -; nolnl Disable checkout of msimhdlsim license feature -; mixedonly Disable checkout of qhsimvh and qhsimvl license features -; lnlonly Disable checkout of qhsimvh,qhsimvl, and msimhdlmix license features -; -; Examples (remove ";" comment character to activate licensing directives): -; Single directive: -; License = plus -; Multi-directive (Note: space delimited directives): -; License = noqueue plus - -; Severity level of a VHDL assertion message or of a SystemVerilog severity system task -; which will cause a running simulation to stop. -; VHDL assertions and SystemVerilog severity system task that occur with the -; given severity or higher will cause a running simulation to stop. -; This value is ignored during elaboration. -; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal -BreakOnAssertion = 3 - -; Severity level of a tool message which will cause a running simulation to -; stop. This value is ignored during elaboration. Default is to not break. -; 0 = Note 1 = Warning 2 = Error 3 = Fatal -;BreakOnMessage = 2 - -; The class debug feature enables more visibility and tracking of class instances -; during simulation. By default this feature is disabled (0). To enable this -; feature set ClassDebug to 1. -; ClassDebug = 1 - -; Message Format conversion specifications: -; %S - Severity Level of message/assertion -; %R - Text of message -; %T - Time of message -; %D - Delta value (iteration number) of Time -; %K - Kind of path: Instance/Region/Signal/Process/Foreign Process/Unknown/Protected -; %i - Instance/Region/Signal pathname with Process name (if available) -; %I - shorthand for one of these: -; " %K: %i" -; " %K: %i File: %F" (when path is not Process or Signal) -; except that the %i in this case does not report the Process name -; %O - Process name -; %P - Instance/Region path without leaf process -; %F - File name -; %L - Line number; if assertion message, then line number of assertion or, if -; assertion is in a subprogram, line from which the call is made -; %u - Design unit name in form library.primary -; %U - Design unit name in form library.primary(secondary) -; %% - The '%' character itself -; -; If specific format for Severity Level is defined, use that format. -; Else, for a message that occurs during elaboration: -; -- Failure/Fatal message in VHDL region that is not a Process, and in -; certain non-VHDL regions, uses MessageFormatBreakLine; -; -- Failure/Fatal message otherwise uses MessageFormatBreak; -; -- Note/Warning/Error message uses MessageFormat. -; Else, for a message that occurs during runtime and triggers a breakpoint because -; of the BreakOnAssertion setting: -; -- if in a VHDL region that is not a Process, uses MessageFormatBreakLine; -; -- otherwise uses MessageFormatBreak. -; Else (a runtime message that does not trigger a breakpoint) uses MessageFormat. -; -; MessageFormatNote = "** %S: %R\n Time: %T Iteration: %D%I\n" -; MessageFormatWarning = "** %S: %R\n Time: %T Iteration: %D%I\n" -; MessageFormatError = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" -; MessageFormatFail = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" -; MessageFormatFatal = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" -; MessageFormatBreakLine = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F Line: %L\n" -; MessageFormatBreak = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" -; MessageFormat = "** %S: %R\n Time: %T Iteration: %D%I\n" - -; Error File - alternate file for storing error messages -; ErrorFile = error.log - -; Simulation Breakpoint messages -; This flag controls the display of function names when reporting the location -; where the simulator stops because of a breakpoint or fatal error. -; Example with function name: # Break in Process ctr at counter.vhd line 44 -; Example without function name: # Break at counter.vhd line 44 -; Default value is 1. -ShowFunctions = 1 - -; Default radix for all windows and commands. -; Radix may be one of: symbolic, ascii, binary, octal, decimal, hex, unsigned -; Flags may be one of: enumnumeric, showbase, wreal -DefaultRadix = hexadecimal -DefaultRadixFlags = showbase -; Set to 1 for make the signal_force VHDL and Verilog functions use the -; default radix when processing the force value. Prior to 10.2 signal_force -; used the default radix, now it always uses symbolic unless value explicitly indicates base -;SignalForceFunctionUseDefaultRadix = 0 - -; VSIM Startup command -; Startup = do startup.do - -; VSIM Shutdown file -; Filename to save u/i formats and configurations. -; ShutdownFile = restart.do -; To explicitly disable auto save: -; ShutdownFile = --disable-auto-save - -; Run simulator in batch mode as if -batch were specified on the command line if none of -c, -gui, or -i specified. -; Simulator runs in interactive mode as if -i were specified if this option is 0. Default is 0. -; BatchMode = 1 - -; File for saving command transcript when -batch option used -; This option is ignored when -c, -gui, or -i options are used or if BatchMode above is zero -; default is unset so command transcript only goes to stdout for better performance -; BatchTranscriptFile = transcript - -; File for saving command transcript, this option is ignored when -batch option is used -TranscriptFile = transcript - -; Transcript file long line wrapping mode(s) -; mode == 0 :: no wrapping, line recorded as is -; mode == 1 :: wrap at first whitespace after WSColumn -; or at Column. -; mode == 2 :: wrap as above, but add continuation -; character ('\') at end of each wrapped line -; -; WrapMode = 0 -; WrapColumn = 30000 -; WrapWSColumn = 27000 - -; File for saving command history -; CommandHistory = cmdhist.log - -; Specify whether paths in simulator commands should be described -; in VHDL or Verilog format. -; For VHDL, PathSeparator = / -; For Verilog, PathSeparator = . -; Must not be the same character as DatasetSeparator. -PathSeparator = / - -; Specify the dataset separator for fully rooted contexts. -; The default is ':'. For example: sim:/top -; Must not be the same character as PathSeparator. -DatasetSeparator = : - -; Specify a unique path separator for the Signal Spy set of functions. -; The default will be to use the PathSeparator variable. -; Must not be the same character as DatasetSeparator. -; SignalSpyPathSeparator = / - -; Used to control parsing of HDL identifiers input to the tool. -; This includes CLI commands, vsim/vopt/vlog/vcom options, -; string arguments to FLI/VPI/DPI calls, etc. -; If set to 1, accept either Verilog escaped Id syntax or -; VHDL extended id syntax, regardless of source language. -; If set to 0, the syntax of the source language must be used. -; Each identifier in a hierarchical name may need different syntax, -; e.g. "/top/\vhdl*ext*id\/middle/\vlog*ext*id /bottom" or -; "top.\vhdl*ext*id\.middle.\vlog*ext*id .bottom" -; GenerousIdentifierParsing = 1 - -; Disable VHDL assertion messages -; IgnoreNote = 1 -; IgnoreWarning = 1 -; IgnoreError = 1 -; IgnoreFailure = 1 - -; Disable SystemVerilog assertion messages -; IgnoreSVAInfo = 1 -; IgnoreSVAWarning = 1 -; IgnoreSVAError = 1 -; IgnoreSVAFatal = 1 - -; Do not print any additional information from Severity System tasks. -; Only the message provided by the user is printed along with severity -; information. -; SVAPrintOnlyUserMessage = 1; - -; Default force kind. May be freeze, drive, deposit, or default -; or in other terms, fixed, wired, or charged. -; A value of "default" will use the signal kind to determine the -; force kind, drive for resolved signals, freeze for unresolved signals -; DefaultForceKind = freeze - -; Control the iteration of events when a VHDL signal is forced to a value -; This flag can be set to honour the signal update event in next iteration, -; the default is to update and propagate in the same iteration. -; ForceSigNextIter = 1 - -; Enable simulation statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list,kb,eor] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; If zero, open files when elaborated; otherwise, open files on -; first read or write. Default is 0. -; DelayFileOpen = 1 - -; Control VHDL files opened for write. -; 0 = Buffered, 1 = Unbuffered -UnbufferedOutput = 0 - -; Control the number of VHDL files open concurrently. -; This number should always be less than the current ulimit -; setting for max file descriptors. -; 0 = unlimited -ConcurrentFileLimit = 40 - -; If nonzero, close files as soon as there is either an explicit call to -; file_close, or when the file variable's scope is closed. When zero, a -; file opened in append mode is not closed in case it is immediately -; reopened in append mode; otherwise, the file will be closed at the -; point it is reopened. -; AppendClose = 1 - -; Control the number of hierarchical regions displayed as -; part of a signal name shown in the Wave window. -; A value of zero tells VSIM to display the full name. -; The default is 0. -; WaveSignalNameWidth = 0 - -; Turn off warnings when changing VHDL constants and generics -; Default is 1 to generate warning messages -; WarnConstantChange = 0 - -; Turn off warnings from accelerated versions of the std_logic_arith, -; std_logic_unsigned, and std_logic_signed packages. -; StdArithNoWarnings = 1 - -; Turn off warnings from accelerated versions of the IEEE numeric_std -; and numeric_bit packages. -; NumericStdNoWarnings = 1 - -; Use old-style (pre-6.6) VHDL FOR GENERATE statement iteration names -; in the design hierarchy. -; This style is controlled by the value of the GenerateFormat -; value described next. Default is to use new-style names, which -; comprise the generate statement label, '(', the value of the generate -; parameter, and a closing ')'. -; Set this to 1 to use old-style names. -; OldVhdlForGenNames = 1 - -; Control the format of the old-style VHDL FOR generate statement region -; name for each iteration. Do not quote the value. -; The format string here must contain the conversion codes %s and %d, -; in that order, and no other conversion codes. The %s represents -; the generate statement label; the %d represents the generate parameter value -; at a particular iteration (this is the position number if the generate parameter -; is of an enumeration type). Embedded whitespace is allowed (but discouraged); -; leading and trailing whitespace is ignored. -; Application of the format must result in a unique region name over all -; loop iterations for a particular immediately enclosing scope so that name -; lookup can function properly. The default is %s__%d. -; GenerateFormat = %s__%d - -; Enable more efficient logging of VHDL Variables. -; Logging VHDL variables without this enabled, while possible, is very -; inefficient. Enabling this will provide a more efficient logging methodology -; at the expense of more memory usage. By default this feature is disabled (0). -; To enabled this feature, set this variable to 1. -; VhdlVariableLogging = 1 - -; Enable logging of VHDL access type variables and their designated objects. -; This setting will allow both variables of an access type ("access variables") -; and their designated objects ("access objects") to be logged. Logging a -; variable of an access type will automatically also cause the designated -; object(s) of that variable to be logged as the simulation progresses. -; Further, enabling this allows access objects to be logged by name. By default -; this feature is disabled (0). To enable this feature, set this variable to 1. -; Enabling this will automatically enable the VhdlVariableLogging feature also. -; AccessObjDebug = 1 - -; Make each VHDL package in a PDU has its own separate copy of the package instead -; of sharing the package between PDUs. The default is to share packages. -; To ensure that each PDU has its own set of packages, set this variable to 1. -; VhdlSeparatePduPackage = 1 - -; Specify whether checkpoint files should be compressed. -; The default is 1 (compressed). -; CheckpointCompressMode = 0 - -; Specify gcc compiler used in the compilation of automatically generated DPI exportwrapper. -; Use custom gcc compiler located at this path rather than the default path. -; The path should point directly at a compiler executable. -; DpiCppPath = /bin/gcc -; -; Specify the compiler version from the list of support GNU compilers. -; examples 4.7.4, 5.3.0, 7.4.0 -; DpiCppInstall = 7.4.0 - -; Specify whether to enable SystemVerilog DPI "out-of-the-blue" calls. -; The term "out-of-the-blue" refers to SystemVerilog export function calls -; made from C functions that don't have the proper context setup -; (as is the case when running under "DPI-C" import functions). -; When this is enabled, one can call a DPI export function -; (but not task) from any C code. -; the setting of this variable can be one of the following values: -; 0 : dpioutoftheblue call is disabled (default) -; 1 : dpioutoftheblue call is enabled, but export call debug support is not available. -; 2 : dpioutoftheblue call is enabled, and limited export call debug support is available. -; DpiOutOfTheBlue = 1 - -; Specify whether continuous assignments are run before other normal priority -; processes scheduled in the same iteration. This event ordering minimizes race -; differences between optimized and non-optimized designs, and is the default -; behavior beginning with the 6.5 release. For pre-6.5 event ordering, set -; ImmediateContinuousAssign to 0. -; The default is 1 (enabled). -; ImmediateContinuousAssign = 0 - -; List of dynamically loaded objects for Verilog PLI applications -; Veriuser = veriuser.sl - -; Which default VPI object model should the tool conform to? -; The 1364 modes are Verilog-only, for backwards compatibility with older -; libraries, and SystemVerilog objects are not available in these modes. -; -; In the absence of a user-specified default, the tool default is the -; latest available LRM behavior. -; Options for PliCompatDefault are: -; VPI_COMPATIBILITY_VERSION_1364v1995 -; VPI_COMPATIBILITY_VERSION_1364v2001 -; VPI_COMPATIBILITY_VERSION_1364v2005 -; VPI_COMPATIBILITY_VERSION_1800v2005 -; VPI_COMPATIBILITY_VERSION_1800v2008 -; -; Synonyms for each string are also recognized: -; VPI_COMPATIBILITY_VERSION_1364v1995 (1995, 95, 1364v1995, 1364V1995, VL1995) -; VPI_COMPATIBILITY_VERSION_1364v2001 (2001, 01, 1364v2001, 1364V2001, VL2001) -; VPI_COMPATIBILITY_VERSION_1364v2005 (1364v2005, 1364V2005, VL2005) -; VPI_COMPATIBILITY_VERSION_1800v2005 (2005, 05, 1800v2005, 1800V2005, SV2005) -; VPI_COMPATIBILITY_VERSION_1800v2008 (2008, 08, 1800v2008, 1800V2008, SV2008) - - -; PliCompatDefault = VPI_COMPATIBILITY_VERSION_1800v2005 - -; Specify whether the Verilog system task $fopen or vpi_mcd_open() -; will create directories that do not exist when opening the file -; in "a" or "w" mode. -; The default is 0 (do not create non-existent directories) -; CreateDirForFileAccess = 1 - -; Specify default options for the restart command. Options can be one -; or more of: -force -nobreakpoint -nolist -nolog -nowave -noassertions -; DefaultRestartOptions = -force - - -; Specify default UVM-aware debug options if the vsim -uvmcontrol switch is not used. -; Valid options include: all, none, verbose, disable, struct, reseed, msglog, trlog, certe. -; Options can be enabled by just adding the name, or disabled by prefixing the option with a "-". -; The list of options must be delimited by commas, without spaces or tabs. -; -; Some examples -; To turn on all available UVM-aware debug features: -; UVMControl = all -; To turn on the struct window, mesage logging, and transaction logging: -; UVMControl = struct,msglog,trlog -; To turn on all options except certe: -; UVMControl = all,-certe -; To completely disable all UVM-aware debug functionality: -; UVMControl = disable - -; Specify the WildcardFilter setting. -; A space separated list of object types to be excluded when performing -; wildcard matches with log, wave, etc commands. The default value for this variable is: -; "Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile" -; See "Using the WildcardFilter Preference Variable" in the documentation for -; details on how to use this variable and for descriptions of the filter types. -WildcardFilter = Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile - -; Specify the WildcardSizeThreshold setting. -; This integer setting specifies the size at which objects will be excluded when -; performing wildcard matches with log, wave, etc commands. Objects of size equal -; to or greater than the WildcardSizeThreshold will be filtered out from the wildcard -; matches. The size is a simple calculation of number of bits or items in the object. -; The default value is 8k (8192). Setting this value to 0 will disable the checking -; of object size against this threshold and allow all objects of any size to be logged. -WildcardSizeThreshold = 8192 - -; Specify whether warning messages are output when objects are filtered out due to the -; WildcardSizeThreshold. The default is 0 (no messages generated). -WildcardSizeThresholdVerbose = 0 - -; Turn on (1) or off (0) WLF file compression. -; The default is 1 (compress WLF file). -; WLFCompress = 0 - -; Specify whether to save all design hierarchy (1) in the WLF file -; or only regions containing logged signals (0). -; The default is 0 (save only regions with logged signals). -; WLFSaveAllRegions = 1 - -; WLF file time limit. Limit WLF file by time, as closely as possible, -; to the specified amount of simulation time. When the limit is exceeded -; the earliest times get truncated from the file. -; If both time and size limits are specified the most restrictive is used. -; UserTimeUnits are used if time units are not specified. -; The default is 0 (no limit). Example: WLFTimeLimit = {100 ms} -; WLFTimeLimit = 0 - -; WLF file size limit. Limit WLF file size, as closely as possible, -; to the specified number of megabytes. If both time and size limits -; are specified then the most restrictive is used. -; The default is 0 (no limit). -; WLFSizeLimit = 1000 - -; Specify whether or not a WLF file should be deleted when the -; simulation ends. A value of 1 will cause the WLF file to be deleted. -; The default is 0 (do not delete WLF file when simulation ends). -; WLFDeleteOnQuit = 1 - -; Specify whether or not a WLF file should be optimized during -; simulation. If set to 0, the WLF file will not be optimized. -; The default is 1, optimize the WLF file. -; WLFOptimize = 0 - -; Specify the name of the WLF file. -; The default is vsim.wlf -; WLFFilename = vsim.wlf - -; Specify whether to lock the WLF file. -; Locking the file prevents other invocations of ModelSim/Questa tools from -; inadvertently overwriting the WLF file. -; The default is 1, lock the WLF file. -; WLFFileLock = 0 - -; Specify the update interval for the WLF file in live simulation. -; The interval is given in seconds. -; The value is the smallest interval between WLF file updates. The WLF file -; will be flushed (updated) after (at least) the interval has elapsed, ensuring -; that the data is correct when viewed from a separate viewer. -; A value of 0 means that no updating will occur. -; The default value is 10 seconds. -; WLFUpdateInterval = 10 - -; Specify the WLF cache size limit for WLF files. -; The value is given in megabytes. A value of 0 turns off the cache. -; On non-Windows platforms the default WLFCacheSize setting is 2000 (megabytes). -; On Windows, the default value is 1000 (megabytes) to help to avoid filling -; process memory. -; WLFSimCacheSize allows a different cache size to be set for a live simulation -; WLF file, independent of post-simulation WLF file viewing. If WLFSimCacheSize -; is not set, it defaults to the WLFCacheSize value. -; WLFCacheSize = 2000 -; WLFSimCacheSize = 500 - -; Specify the WLF file event collapse mode. -; 0 = Preserve all events and event order. (same as -wlfnocollapse) -; 1 = Only record values of logged objects at the end of a simulator iteration. -; (same as -wlfcollapsedelta) -; 2 = Only record values of logged objects at the end of a simulator time step. -; (same as -wlfcollapsetime) -; The default is 1. -; WLFCollapseMode = 0 - -; Specify whether WLF file logging can use threads on multi-processor machines. -; If 0, no threads will be used; if 1, threads will be used if the system has -; more than one processor. -; WLFUseThreads = 1 - -; Specify the size of objects that will trigger "large object" messages -; at log/wave/list time. The size calculation of the object is the same as that -; used by the WildcardSizeThreshold. The default LargeObjectSize size is 500,000. -; Setting LargeObjectSize to 0 will disable these messages. -; LargeObjectSize = 500000 - -; Specify the depth of stack frames returned by $stacktrace([level]). -; This depth will be picked up when the optional 'level' argument -; is not specified or its value is not a positive integer. -; StackTraceDepth = 100 - -; Turn on/off undebuggable SystemC type warnings. Default is on. -; ShowUndebuggableScTypeWarning = 0 - -; Turn on/off unassociated SystemC name warnings. Default is off. -; ShowUnassociatedScNameWarning = 1 - -; Turn on/off SystemC IEEE 1666 deprecation warnings. Default is off. -; ScShowIeeeDeprecationWarnings = 1 - -; Turn on/off the check for multiple drivers on a SystemC sc_signal. Default is off. -; For SystemC-2.3.2 the valid values are 0,1 and 2 -; 0 = SC_SIGNAL_WRITE_CHECK_DISABLE_ -; 1 = SC_SIGNAL_WRITE_CHECK_DEFAULT_ -; 2 = SC_SIGNAL_WRITE_CHECK_CONFLICT_ -; For SystemC-2.2 the valid values are 0 and 1 -; 0 = DISABLE -; 1 = ENABLE -; ScEnableScSignalWriteCheck = 1 - -; Set SystemC default time unit. -; Set to fs, ps, ns, us, ms, or sec with optional -; prefix of 1, 10, or 100. The default is 1 ns. -; The ScTimeUnit value is honored if it is coarser than Resolution. -; If ScTimeUnit is finer than Resolution, it is set to the value -; of Resolution. For example, if Resolution is 100ps and ScTimeUnit is ns, -; then the default time unit will be 1 ns. However if Resolution -; is 10 ns and ScTimeUnit is ns, then the default time unit will be 10 ns. -ScTimeUnit = ns - -; Set SystemC sc_main stack size. The stack size is set as an integer -; number followed by the unit which can be Kb(Kilo-byte), Mb(Mega-byte) or -; Gb(Giga-byte). Default is 10 Mb. The stack size for sc_main depends -; on the amount of data on the sc_main() stack and the memory required -; to succesfully execute the longest function call chain of sc_main(). -ScMainStackSize = 10 Mb - -; Set SystemC thread stack size. The stack size is set as an integer -; number followed by the unit which can be Kb(Kilo-byte), Mb(Mega-byte) or -; Gb(Giga-byte). The stack size for sc_thread depends -; on the amount of data on the sc_thread stack and the memory required -; to succesfully execute the thread. -; ScStackSize = 1 Mb - -; Turn on/off execution of remainder of sc_main upon quitting the current -; simulation session. If the cumulative length of sc_main() in terms of -; simulation time units is less than the length of the current simulation -; run upon quit or restart, sc_main() will be in the middle of execution. -; This switch gives the option to execute the remainder of sc_main upon -; quitting simulation. The drawback of not running sc_main till the end -; is memory leaks for objects created by sc_main. If on, the remainder of -; sc_main will be executed ignoring all delays. This may cause the simulator -; to crash if the code in sc_main is dependent on some simulation state. -; Default is on. -ScMainFinishOnQuit = 1 - -; Enable calling of the DPI export taks/functions from the -; SystemC start_of_simulation() callback. -; The default is off. -; EnableDpiSosCb = 1 - - -; Set the SCV relationship name that will be used to identify phase -; relations. If the name given to a transactor relation matches this -; name, the transactions involved will be treated as phase transactions -ScvPhaseRelationName = mti_phase - -; Customize the vsim kernel shutdown behavior at the end of the simulation. -; Some common causes of the end of simulation are $finish (implicit or explicit), -; sc_stop(), tf_dofinish(), and assertion failures. -; This should be set to "ask", "exit", or "stop". The default is "ask". -; "ask" -- In batch mode, the vsim kernel will abruptly exit. -; In GUI mode, a dialog box will pop up and ask for user confirmation -; whether or not to quit the simulation. -; "stop" -- Cause the simulation to stay loaded in memory. This can make some -; post-simulation tasks easier. -; "exit" -- The simulation will abruptly exit without asking for any confirmation. -; "final" -- Run SystemVerilog final blocks then behave as "stop". -; Note: This variable can be overridden with the vsim "-onfinish" command line switch. -OnFinish = ask - -; Print pending deferred assertion messages. -; Deferred assertion messages may be scheduled after the $finish in the same -; time step. Deferred assertions scheduled to print after the $finish are -; printed before exiting with severity level NOTE since it's not known whether -; the assertion is still valid due to being printed in the active region -; instead of the reactive region where they are normally printed. -; OnFinishPendingAssert = 1; - -; Print "simstats" result. Default is 0. -; 0 == do not print simstats -; 1 == print at end of simulation -; 2 == print at end of each run command and end of simulation -; PrintSimStats = 1 - -; Assertion File - alternate file for storing VHDL/PSL/Verilog assertion messages -; AssertFile = assert.log - -; Enable assertion counts. Default is off. -; AssertionCounts = 1 - -; Run simulator in assertion debug mode. Default is off. -; AssertionDebug = 1 - -; Turn on/off PSL/SVA/VHDL assertion enable. Default is on. -; AssertionEnable = 0 - -; Set PSL/SVA/VHDL concurrent assertion fail limit. Default is -1. -; Any positive integer, -1 for infinity. -; AssertionLimit = 1 - -; Turn on/off concurrent assertion pass log. Default is off. -; Assertion pass logging is only enabled when assertion is browseable -; and assertion debug is enabled. -; AssertionPassLog = 1 - -; Turn on/off PSL concurrent assertion fail log. Default is on. -; The flag does not affect SVA -; AssertionFailLog = 0 - -; Turn on/off SVA concurrent assertion local var printing in -assertdebug mode. Default is on. -; AssertionFailLocalVarLog = 0 - -; Set action type for PSL/SVA concurrent assertion fail action. Default is continue. -; 0 = Continue 1 = Break 2 = Exit -; AssertionFailAction = 1 - -; Enable the active thread monitor in the waveform display when assertion debug is enabled. -; AssertionActiveThreadMonitor = 1 - -; Control how many waveform rows will be used for displaying the active threads. Default is 5. -; AssertionActiveThreadMonitorLimit = 5 - -; Assertion thread limit after which assertion would be killed/switched off. -; The default is -1 (unlimited). If the number of threads for an assertion go -; beyond this limit, the assertion would be either switched off or killed. This -; limit applies to only assert directives. -;AssertionThreadLimit = -1 - -; Action to be taken once the assertion thread limit is reached. Default -; is kill. It can have a value of off or kill. In case of kill, all the existing -; threads are terminated and no new attempts are started. In case of off, the -; existing attempts keep on evaluating but no new attempts are started. This -; variable applies to only assert directives. -;AssertionThreadLimitAction = kill - -; Cover thread limit after which cover would be killed/switched off. -; The default is -1 (unlimited). If the number of threads for a cover go -; beyond this limit, the cover would be either switched off or killed. This -; limit applies to only cover directives. -;CoverThreadLimit = -1 - -; Action to be taken once the cover thread limit is reached. Default -; is kill. It can have a value of off or kill. In case of kill, all the existing -; threads are terminated and no new attempts are started. In case of off, the -; existing attempts keep on evaluating but no new attempts are started. This -; variable applies to only cover directives. -;CoverThreadLimitAction = kill - - -; By default immediate assertions do not participate in Assertion Coverage calculations -; unless they are executed. This switch causes all immediate assertions in the design -; to participate in Assertion Coverage calculations, whether attempted or not. -; UnattemptedImmediateAssertions = 0 - -; By default immediate covers participate in Coverage calculations -; whether they are attempted or not. This switch causes all unattempted -; immediate covers in the design to stop participating in Coverage -; calculations. -; UnattemptedImmediateCovers = 0 - -; By default pass action block is not executed for assertions on vacuous -; success. The following variable is provided to enable execution of -; pass action block on vacuous success. The following variable is only effective -; if the user does not disable pass action block execution by using either -; system tasks or CLI. Also there is a performance penalty for enabling -; the following variable. -;AssertionEnableVacuousPassActionBlock = 1 - -; As per strict 1850-2005 PSL LRM, an always property can either pass -; or fail. However, by default, Questa reports multiple passes and -; multiple fails on top always/never property (always/never operator -; is the top operator under Verification Directive). The reason -; being that Questa reports passes and fails on per attempt of the -; top always/never property. Use the following flag to instruct -; Questa to strictly follow LRM. With this flag, all assert/never -; directives will start an attempt once at start of simulation. -; The attempt can either fail, match or match vacuously. -; For e.g. if always is the top operator under assert, the always will -; keep on checking the property at every clock. If the property under -; always fails, the directive will be considered failed and no more -; checking will be done for that directive. A top always property, -; if it does not fail, will show a pass at end of simulation. -; The default value is '0' (i.e. zero is off). For example: -; PslOneAttempt = 1 - -; Specify the number of clock ticks to represent infinite clock ticks. -; This affects eventually!, until! and until_!. If at End of Simulation -; (EOS) an active strong-property has not clocked this number of -; clock ticks then neither pass or fail (vacuous match) is returned -; else respective fail/pass is returned. The default value is '0' (zero) -; which effectively does not check for clock tick condition. For example: -; PslInfinityThreshold = 5000 - -; Control how many thread start times will be preserved for ATV viewing for a given assertion -; instance. Default is -1 (ALL). -; ATVStartTimeKeepCount = -1 - -; Turn on/off code coverage -; CodeCoverage = 0 - -; This option applies to condition and expression coverage UDP tables. It -; has no effect unless UDP is enabled for coverage with vcom/vlog/vopt -coverudp. -; If this option is used and a match occurs in more than one row in the UDP table, -; none of the counts for all matching rows is incremented. By default, counts are -; incremented for all matching rows. -; CoverCountAll = 1 - -; Turn off automatic inclusion of VHDL integers in toggle coverage. Default -; is to include them. -; ToggleNoIntegers = 1 - -; Set the maximum number of values that are collected for toggle coverage of -; VHDL integers. Default is 100; -; ToggleMaxIntValues = 100 - -; Set the maximum number of values that are collected for toggle coverage of -; Verilog real. Default is 100; -; ToggleMaxRealValues = 100 - -; Turn on automatic inclusion of Verilog integers in toggle coverage, except -; for enumeration types. Default is to include them. -; ToggleVlogIntegers = 0 - -; Turn on automatic inclusion of Verilog real type in toggle coverage, except -; for shortreal types. Default is to not include them. -; ToggleVlogReal = 1 - -; Turn on automatic inclusion of Verilog fixed-size unpacked arrays, VHDL multi-d arrays -; and VHDL arrays-of-arrays in toggle coverage. -; Default is to not include them. -; ToggleFixedSizeArray = 1 - -; Increase or decrease the maximum size of Verilog unpacked fixed-size arrays, -; VHDL multi-d arrays and VHDL arrays-of-arrays that are included for toggle coverage. -; This leads to a longer simulation time with bigger arrays covered with toggle coverage. -; Default is 1024. -; ToggleMaxFixedSizeArray = 1024 - -; Treat Verilog multi-dimensional packed vectors and packed structures as equivalently sized -; one-dimensional packed vectors for toggle coverage. Default is 0. -; TogglePackedAsVec = 0 - -; Treat Verilog enumerated types as equivalently sized one-dimensional packed vectors for -; toggle coverage. Default is 0. -; ToggleVlogEnumBits = 0 - -; Turn off automatic inclusion of VHDL records in toggle coverage. -; Default is to include them. -; ToggleVHDLRecords = 0 - -; Limit the widths of registers automatically tracked for toggle coverage. Default is 128. -; For unlimited width, set to 0. -; ToggleWidthLimit = 128 - -; Limit the counts that are tracked for toggle coverage. When all edges for a bit have -; reached this count, further activity on the bit is ignored. Default is 1. -; For unlimited counts, set to 0. -; ToggleCountLimit = 1 - -; Change the mode of extended toggle coverage. Default is 3. Valid modes are 1, 2 and 3. -; Following is the toggle coverage calculation criteria based on extended toggle mode: -; Mode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z'). -; Mode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'. -; Mode 3: 0L->1H & 1H->0L & all 'Z' transitions. -; ExtendedToggleMode = 3 - -; Enable toggle statistics collection only for ports. Default is 0. -; TogglePortsOnly = 1 - -; Limit the counts that are tracked for Focussed Expression Coverage. When a bin has -; reached this count, further tracking of the input patterns linked to it is ignored. -; Default is 1. For unlimited counts, set to 0. -; NOTE: Changing this value from its default value may affect simulation performance. -; FecCountLimit = 1 - -; Limit the counts that are tracked for UDP Coverage. When a bin has -; reached this count, further tracking of the input patterns linked to it is ignored. -; Default is 1. For unlimited counts, set to 0. -; NOTE: Changing this value from its default value may affect simulation performance. -; UdpCountLimit = 1 - -; Control toggle coverage deglitching period. A period of 0, eliminates delta -; cycle glitches. This is the default. The value of ToggleDeglitchPeriod needs to be either -; 0 or a time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". -; ToggleDeglitchPeriod = 10.0ps - -; Turn on/off all PSL/SVA cover directive enables. Default is on. -; CoverEnable = 0 - -; Turn on/off PSL/SVA cover log. Default is off "0". -; CoverLog = 1 - -; Set "at_least" value for all PSL/SVA cover directives. Default is 1. -; CoverAtLeast = 2 - -; Set "limit" value for all PSL/SVA cover directives. Default is -1. -; Any positive integer, -1 for infinity. -; CoverLimit = 1 - -; Specify the coverage database filename. -; Default is "" (i.e. database is NOT automatically saved on close). -; UCDBFilename = vsim.ucdb - -; Specify the maximum limit for the number of Cross (bin) products reported -; in XML and UCDB report against a Cross. A warning is issued if the limit -; is crossed. Default is zero. vsim switch -cvgmaxrptrhscross can override this -; setting. -; MaxReportRhsSVCrossProducts = 1000 - -; Specify the override for the "auto_bin_max" option for the Covergroups. -; If not specified then value from Covergroup "option" is used. -; SVCoverpointAutoBinMax = 64 - -; Specify the override for the value of "cross_num_print_missing" -; option for the Cross in Covergroups. If not specified then value -; specified in the "option.cross_num_print_missing" is used. This -; is a runtime option. NOTE: This overrides any "cross_num_print_missing" -; value specified by user in source file and any SVCrossNumPrintMissingDefault -; specified in modelsim.ini. -; SVCrossNumPrintMissing = 0 - -; Specify whether to use the value of "cross_num_print_missing" -; option in report and GUI for the Cross in Covergroups. If not specified then -; cross_num_print_missing is ignored for creating reports and displaying -; covergroups in GUI. Default is 0, which means ignore "cross_num_print_missing". -; UseSVCrossNumPrintMissing = 0 - -; Specify the threshold of Coverpoint wildcard bin value range size, above which -; a warning will be triggered. The default is 4K -- 12 wildcard bits. -; SVCoverpointWildCardBinValueSizeWarn = 4096 - -; Specify the override for the value of "strobe" option for the -; Covergroup Type. If not specified then value in "type_option.strobe" -; will be used. This is runtime option which forces "strobe" to -; user specified value and supersedes user specified values in the -; SystemVerilog Code. NOTE: This also overrides the compile time -; default value override specified using "SVCovergroupStrobeDefault" -; SVCovergroupStrobe = 0 - -; Override for explicit assignments in source code to "option.goal" of -; SystemVerilog covergroup, coverpoint, and cross. It also overrides the -; default value of "option.goal" (defined to be 100 in the SystemVerilog -; LRM) and the value of modelsim.ini variable "SVCovergroupGoalDefault". -; SVCovergroupGoal = 100 - -; Override for explicit assignments in source code to "type_option.goal" of -; SystemVerilog covergroup, coverpoint, and cross. It also overrides the -; default value of "type_option.goal" (defined to be 100 in the SystemVerilog -; LRM) and the value of modelsim.ini variable "SVCovergroupTypeGoalDefault". -; SVCovergroupTypeGoal = 100 - -; Enforce the 6.3 behavior of covergroup get_coverage() and get_inst_coverage() -; builtin functions, and report. This setting changes the default values of -; option.get_inst_coverage and type_option.merge_instances to ensure the 6.3 -; behavior if explicit assignments are not made on option.get_inst_coverage and -; type_option.merge_instances by the user. There are two vsim command line -; options, -cvg63 and -nocvg63 to override this setting from vsim command line. -; The default value of this variable from release 6.6 onwards is 0. This default -; drives compliance with the clarified behavior in the IEEE 1800-2009 standard. -; SVCovergroup63Compatibility = 0 - -; Enforce the default behavior of covergroup get_coverage() builtin function, GUI -; and report. This variable sets the default value of type_option.merge_instances. -; There are two vsim command line options, -cvgmergeinstances and -; -nocvgmergeinstances to override this setting from vsim command line. -; The default value of this variable, -1 (don't care), allows the tool to determine -; the effective value, based on factors related to capacity and optimization. -; The type_option.merge_instances appears in the GUI and coverage reports as either -; auto(1) or auto(0), depending on whether the effective value was determined to -; be a 1 or a 0. -; SVCovergroupMergeInstancesDefault = -1 - -; Enable or disable generation of more detailed information about the sampling -; of covergroup, cross, and coverpoints. It provides the details of the number -; of times the covergroup instance and type were sampled, as well as details -; about why covergroup, cross and coverpoint were not covered. A non-zero value -; is to enable this feature. 0 is to disable this feature. Default is 0 -; SVCovergroupSampleInfo = 0 - -; Specify the maximum number of Coverpoint bins in whole design for -; all Covergroups. -; MaxSVCoverpointBinsDesign = 2147483648 - -; Specify maximum number of Coverpoint bins in any instance of a Covergroup, default is 2^10 bins -; MaxSVCoverpointBinsInst = 1048576 - -; Specify the maximum number of Cross bins in whole design for -; all Covergroups. -; MaxSVCrossBinsDesign = 2147483648 - -; Specify maximum number of Cross bins in any instance of a Covergroup, default is 2^16 bins -; MaxSVCrossBinsInst = 67108864 - -; Specify whether vsim will collect the coverage data of zero-weight coverage items or not. -; By default, this variable is set 0, in which case option.no_collect setting will take effect. -; If this variable is set to 1, all zero-weight coverage items will not be saved. -; Note that the usage of vsim switch -cvgzwnocollect, if present, will override the setting -; of this variable. -; CvgZWNoCollect = 1 - -; Specify a space delimited list of double quoted TCL style -; regular expressions which will be matched against the text of all messages. -; If any regular expression is found to be contained within any message, the -; status for that message will not be propagated to the UCDB TESTSTATUS. -; If no match is detected, then the status will be propagated to the -; UCDB TESTSTATUS. More than one such regular expression text is allowed, -; and each message text is compared for each regular expression in the list. -; UCDBTestStatusMessageFilter = "Done with Test Bench" "Ignore .* message" - -; Set weight for all PSL/SVA cover directives. Default is 1. -; CoverWeight = 2 - -; Check vsim plusargs. Default is 0 (off). -; 0 = Don't check plusargs -; 1 = Warning on unrecognized plusarg -; 2 = Error and exit on unrecognized plusarg -; CheckPlusargs = 1 - -; Load the specified shared objects with the RTLD_GLOBAL flag. -; This gives global visibility to all symbols in the shared objects, -; meaning that subsequently loaded shared objects can bind to symbols -; in the global shared objects. The list of shared objects should -; be whitespace delimited. This option is not supported on the -; Windows or AIX platforms. -; GlobalSharedObjectList = example1.so example2.so example3.so - -; Generate the stub definitions for the undefined symbols in the shared libraries being -; loaded in the simulation. When this flow is turned on, the undefined symbols will not -; prevent vsim from loading. Calling undefined symbols at runtime will cause fatal error. -; The valid arguments are: on, off, verbose. -; on : turn on the automatic generation of stub definitions. -; off: turn off the flow. The undefined symbols will trigger an immediate load failure. -; verbose: Turn on the flow and report the undefined symbols for each shared library. -; NOTE: This variable can be overriden with vsim switch "-undefsyms". -; The default is on. -; -; UndefSyms = off - -; Enable the support for checkpointing foreign C/C++ libraries. -; The valid arguments are: 0, 1, 2 -; 0: off (default) -; 1: on (manually save/restore user shared library data) -; 2: auto (automatically save/restore user shared library data) -; This option is not supported on the Windows platforms. -; -; AllowCheckpointCpp = 2 - -; Initial seed for the random number generator of the root thread (SystemVerilog). -; NOTE: This variable can be overridden with the vsim "-sv_seed" command line switch. -; The default value is 0. -; Sv_Seed = 0 - -; Specify the solver "engine" that vsim will select for constrained random -; generation. -; Valid values are: -; "auto" - automatically select the best engine for the current -; constraint scenario -; "bdd" - evaluate all constraint scenarios using the BDD solver engine -; "act" - evaluate all constraint scenarios using the ACT solver engine -; While the BDD solver engine is generally efficient with constraint scenarios -; involving bitwise logical relationships, the ACT solver engine can exhibit -; superior performance with constraint scenarios involving large numbers of -; random variables related via arithmetic operators (+, *, etc). -; NOTE: This variable can be overridden with the vsim "-solveengine" command -; line switch. -; The default value is "auto". -; SolveEngine = auto - -; Specifies the maximum size that a dynamic array may be resized to by the -; solver. If the solver attempts to resize a dynamic array to a size greater -; than the specified limit, the solver will abort with an error. -; The default value is 10000. A value of 0 indicates no limit. -; SolveArrayResizeMax = 10000 - -; Specify error message severity when randomize() and randomize(null) failures -; are detected. -; -; Integer value up to two digits are allowed with each digit having the following legal values: -; 0 = No error 1 = Warning 2 = Error 3 = Failure 4 = Fatal -; -; 1) When a value with two digits is used, the digit at tenth place (leftmost digit) represents -; the severtity setting for normal randomize() calls. The digit at ones place (rightmost digit) -; represents the setting for randomize(null) calls. -; -; 2) When a single digit value is used, the setting is applied to both normal randomize() call -; and randomize(null) call. -; -; Example: Fatal error for randomize() failures and NO error for randomize(null) failures -; -solvefailseverity=40 -; -; NOTE: SolveFailSeverity can affect the behavior of SolveFailDebug. When SolveFailDebug is -; enabled, a constraint contradiction report will be displayed for randomize() calls that -; have a message severity >= warning (i.e. constraint contradiction reports will not be -; generated for randomize() calls having a "no error" severity level) -; -; NOTE: This variable can be overridden with the vsim "-solvefailseverity" command -; line switch. -; -; The default is 1 (warning). -; SolveFailSeverity = 1 - -; Error message severity for suppressible errors that are detected in a -; solve/before constraint. -; 0 = No error 1 = Warning 2 = Error 3 = Failure 4 = Fatal -; NOTE: This variable can be overridden with the vsim "-solvebeforeerrorseverity" -; command line switch. -; The default is 3 (failure). -; SolveBeforeErrorSeverity = 3 - -; Error message severity for suppressible errors that are related to -; solve engine capacity limits -; 0 = No error 1 = Warning 2 = Error 3 = Failure 4 = Fatal -; NOTE: This variable can be overridden with the vsim "-solveengineerrorseverity" -; command line switch. -; The default is 3 (failure). -; SolveEngineErrorSeverity = 3 - -; Enable/disable constraint conflicts on randomize() failure -; Valid values: -; 0 - disable solvefaildebug -; 1 - basic debug (no performance penalty) -; 2 - enhanced debug (runtime performance penalty) -; -; NOTE: SolveFailSeverity can affect the behavior of SolveFailDebug. When SolveFailDebug is -; enabled, a constraint contradiction report will be displayed for randomize() calls that -; have a message severity >= warning (i.e. constraint contradiction reports will not be -; generated for randomize() calls having a "no error" severity level) -; -; NOTE: This variable can be overridden with the vsim "-solvefaildebug" command -; line switch. -; -; The default is 1 (basic debug). -; SolveFailDebug = 1 - -; Upon encountering a randomize() failure, generate a simplified testcase that -; will reproduce the failure. Optionally output the testcase to a file. -; Testcases for 'no-solution' failures will only be produced if SolveFailDebug -; is enabled (see above). -; NOTE: This variable can be overridden with the vsim "-solvefailtestcase" -; command line switch. -; The default is OFF (do not generate a testcase). To enable testcase -; generation, uncomment this variable. To redirect testcase generation to a -; file, specify the name of the output file. -; SolveFailTestcase = - -; Specify solver timeout threshold (in seconds). randomize() will fail if the -; CPU time required to evaluate any randset exceeds the specified timeout. -; The default value is 500. A value of 0 will disable timeout failures. -; SolveTimeout = 500 - -; Specify the alternative behavior during solver replay. Must be used when combined with -solvereplay switch. -; SolveReplayOpt=[+|-][,[+|-]]*" -' Valid settings: -; validate : toggle the checking of value changes of non-random variables involved in randomize(). (default is off)" -; SolveReplayOpt=validate - -; Specify the maximum size of the solution graph generated by the BDD solver. -; This value can be used to force the BDD solver to abort the evaluation of a -; complex constraint scenario that cannot be evaluated with finite memory. -; This value is specified in 1000s of nodes. -; The default value is 10000. A value of 0 indicates no limit. -; SolveGraphMaxSize = 10000 - -; Specify the maximum number of evaluations that may be performed on the -; solution graph by the BDD solver. This value can be used to force the BDD -; solver to abort the evaluation of a complex constraint scenario that cannot -; be evaluated in finite time. This value is specified in 10000s of evaluations. -; The default value is 10000. A value of 0 indicates no limit. -; SolveGraphMaxEval = 10000 - -; Specify random sequence compatiblity with a prior release. This -; option is used to get the same random sequences during simulation as -; as a prior release. Only prior releases with the same major version -; as the current release are allowed. -; NOTE: Only those random sequence changes due to solver optimizations are -; reverted by this variable. Random sequence changes due to solver bugfixes -; cannot be un-done. -; NOTE: This variable can be overridden with the vsim "-solverev" command -; line switch. -; Default value set to "" (no compatibility). -; SolveRev = - -; Environment variable expansion of command line arguments has been depricated -; in favor shell level expansion. Universal environment variable expansion -; inside -f files is support and continued support for MGC Location Maps provide -; alternative methods for handling flexible pathnames. -; The following line may be uncommented and the value set to 1 to re-enable this -; deprecated behavior. The default value is 0. -; DeprecatedEnvironmentVariableExpansion = 0 - -; Specify the memory threshold for the System Verilog garbage collector. -; The value is the number of megabytes of class objects that must accumulate -; before the garbage collector is run. -; The GCThreshold setting is used when class debug mode is disabled to allow -; less frequent garbage collection and better simulation performance. -; The GCThresholdClassDebug setting is used when class debug mode is enabled -; to allow for more frequent garbage collection. -; GCThreshold = 100 -; GCThresholdClassDebug = 5 - -; Turn on/off collapsing of bus ports in VCD dumpports output -DumpportsCollapse = 1 - -; Location of Multi-Level Verification Component (MVC) installation. -; The default location is the product installation directory. -MvcHome = $QUESTA_MVC_HOME - -; Location of InFact installation. The default is $MODEL_TECH/../../infact -; -; InFactHome = $MODEL_TECH/../../infact - -; Initialize SystemVerilog enums using the base type's default value -; instead of the leftmost value. -; EnumBaseInit = 1 - -; Suppress file type registration. -; SuppressFileTypeReg = 1 - -; Enable/disable non-LRM compliant SystemVerilog language extensions. -; Valid extensions are: -; altdpiheader - Alternative style function signature generated in DPI header", -; cfce - generate an error if $cast fails as a function -; cfmt - C like formatting for specifiers with '#' prefix ('%#x', '%#h') -; dfsp - sets default format specifier as %p, if no format specifier is given for unpacked array in $display and related systasks -; expdfmt - enable format string extensions for $display/$sformatf -; extscan - support values greater than 32 bit for string builtin methods (atohex, atobin, atooct, atoi) -; fmtcap - prints capital hex digits with %X/%H in display calls -; iddp - ignore DPI disable protocol check -; lfmt - zero-pad data if '0' prefixes width in format specifier (e.g. "%04h") -; noexptc - ignore DPI export type name overloading check -; realrand - support randomize() with real variables and constraints (Default) -; SvExtensions = [+|-][,[+|-]*] - -; Enable/disable non-LRM compliant SystemVerilog constrained-random language extensions. -; Valid extensions are: -; arraymode - consider rand_mode of unpacked array field independently from its elements -; deepcheck - allow randomize(null) to recursively consider constraints from member rand class handles (Default) -; funcback - enable function backtracking (ACT only) -; genmodseedfix - enable LRM-compliant seeding of module/interface instances under for-generate blocks (Default) -; nodist - interpret 'dist' constraint as 'inside' (ACT only) -; noorder - ignore solve/before ordering constraints (ACT only) -; pathseed - enable unique seeding of module instances based on hierarchical path name -; prerandfirst - execute all pre_randomize() functions before evaluating any constraints -; promotedist - promote priority of 'dist' constraint if LHS has no solve/before -; purecheck - suppress pre_randomize() and post_randomize() calls for randomize(null) -; randindex - allow random index in constraint (Default) -; randstruct - consider all fields of unpacked structs as 'rand' -; skew - skew randomize results (ACT only) -; strictstab - strict random stability -; SvRandExtensions = [+|-][,[+|-]*] - -; Controls the formatting of '%p' and '%P' conversion specification, used in $display -; and similar system tasks. -; 1. SVPrettyPrintFlags=I use spaces(S) or tabs(T) per indentation level. -; The 'I' flag when present causes relevant data types to be expanded and indented into -; a more readable format. -; (e.g. SVPrettyPrintFlags=I4S will cause 4 spaces to be used per indentation level). -; 2. SVPrettyPrintFlags=L limits the output to lines. -; (e.g. SVPrettyPrintFlags=L20 will limit the output to 20 lines). -; 3. SVPrettyPrintFlags=C limits the output to characters. -; (e.g. SVPrettyPrintFlags=C256 will limit the output to 256 characters). -; 4. SVPrettyPrintFlags=F limits the output to of relevant datatypes -; (e.g. SVPrettyPrintFlags=F4 will limit the output to 4 fields of a structure). -; 5. SVPrettyPrintFlags=E limits the output to of relevant datatypes -; (e.g. SVPrettyPrintFlags=E50 will limit the output to 50 elements of an array). -; 6. SVPrettyPrintFlags=D suppresses the output of sub-elements below . -; (e.g. SVPrettyPrintFlags=D5 will suppresses the output of sub elements below a depth of 5). -; 7. SVPrettyPrintFlags=R shows the output of specifier %p as per the specifed radix. -; It changes the output in $display and similar systasks. It does not affect formatted output functions ($displayh etc)). -; (e.g. SVPrettyPrintFlags=Rb will show the output of %p specifier in binary format. -; 8. Items 1-7 above can be combined as a comma separated list. -; (e.g. SVPrettyPrintFlags=I4S,L20,C256,F4,E50,D5,Rb) -; SVPrettyPrintFlags=I4S - -[lmc] -; The simulator's interface to Logic Modeling's SmartModel SWIFT software -libsm = $MODEL_TECH/libsm.sl -; The simulator's interface to Logic Modeling's SmartModel SWIFT software (Windows NT) -; libsm = $MODEL_TECH/libsm.dll -; Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700) -; libswift = $LMC_HOME/lib/hp700.lib/libswift.sl -; Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000) -; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o -; Logic Modeling's SmartModel SWIFT software (Sun4 Solaris) -; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so -; Logic Modeling's SmartModel SWIFT software (Windows NT) -; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll -; Logic Modeling's SmartModel SWIFT software (non-Enterprise versions of Linux) -; libswift = $LMC_HOME/lib/x86_linux.lib/libswift.so -; Logic Modeling's SmartModel SWIFT software (Enterprise versions of Linux) -; libswift = $LMC_HOME/lib/linux.lib/libswift.so - -; The simulator's interface to Logic Modeling's hardware modeler SFI software -libhm = $MODEL_TECH/libhm.sl -; The simulator's interface to Logic Modeling's hardware modeler SFI software (Windows NT) -; libhm = $MODEL_TECH/libhm.dll -; Logic Modeling's hardware modeler SFI software (HP 9000 Series 700) -; libsfi = /lib/hp700/libsfi.sl -; Logic Modeling's hardware modeler SFI software (IBM RISC System/6000) -; libsfi = /lib/rs6000/libsfi.a -; Logic Modeling's hardware modeler SFI software (Sun4 Solaris) -; libsfi = /lib/sun4.solaris/libsfi.so -; Logic Modeling's hardware modeler SFI software (Windows NT) -; libsfi = /lib/pcnt/lm_sfi.dll -; Logic Modeling's hardware modeler SFI software (Linux) -; libsfi = /lib/linux/libsfi.so - -[msg_system] -; Change a message severity or suppress a message. -; The format is: = [,...] -; suppress can be used to achieve +nowarn functionality -; The format is: suppress = ,,[,,...] -; Examples: -suppress = 8780 ;an explanation can be had by running: verror 8780 -; note = 3009 -; warning = 3033 -; error = 3010,3016 -; fatal = 3016,3033 -; suppress = 3009,3016,3601 -; suppress = 3009,CNNODP,3601,TFMPC -; suppress = 8683,8684 -; The command verror can be used to get the complete -; description of a message. - -; Control transcripting of Verilog display system task messages and -; PLI/FLI print function call messages. The system tasks include -; $display[bho], $strobe[bho], $monitor[bho], and $write[bho]. They -; also include the analogous file I/O tasks that write to STDOUT -; (i.e. $fwrite or $fdisplay). The PLI/FLI calls include io_printf, -; vpi_printf, mti_PrintMessage, and mti_PrintFormatted. The default -; is to have messages appear only in the transcript. The other -; settings are to send messages to the wlf file only (messages that -; are recorded in the wlf file can be viewed in the MsgViewer) or -; to both the transcript and the wlf file. The valid values are -; tran {transcript only (default)} -; wlf {wlf file only} -; both {transcript and wlf file} -; displaymsgmode = tran - -; Control transcripting of elaboration/runtime messages not -; addressed by the displaymsgmode setting. The default is to -; have messages appear only in the transcript. The other settings -; are to send messages to the wlf file only (messages that are -; recorded in the wlf file can be viewed in the MsgViewer) or to both -; the transcript and the wlf file. The valid values are -; tran {transcript only (default)} -; wlf {wlf file only} -; both {transcript and wlf file} -; msgmode = tran - -; Controls number of displays of a particluar message -; default value is 5 -; MsgLimitCount = 5 - -[utils] -; Default Library Type (while creating a library with "vlib") -; 0 - legacy library using subdirectories for design units -; 2 - flat library -; DefaultLibType = 2 - -; Flat Library Page Size (while creating a library with "vlib") -; Set the size in bytes for flat library file pages. Libraries containing -; very large files may benefit from a larger value. -; FlatLibPageSize = 8192 - -; Flat Library Page Cleanup Percentage (while creating a library with "vlib") -; Set the percentage of total pages deleted before library cleanup can occur. -; This setting is applied together with FlatLibPageDeleteThreshold. -; FlatLibPageDeletePercentage = 50 - -; Flat Library Page Cleanup Threshold (while creating a library with "vlib") -; Set the number of pages deleted before library cleanup can occur. -; This setting is applied together with FlatLibPageDeletePercentage. -; FlatLibPageDeleteThreshold = 1000 - - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/selectio_lvds_rx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/selectio_lvds_rx.sh deleted file mode 100644 index 55348d69..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/selectio_lvds_rx.sh +++ /dev/null @@ -1,167 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_rx.sh -# Simulator : Mentor Graphics ModelSim Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 18:25:33 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_rx.sh [-help] -# usage: selectio_lvds_rx.sh [-lib_map_path] -# usage: selectio_lvds_rx.sh [-noclean_files] -# usage: selectio_lvds_rx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_rx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - - -# Script info -echo -e "selectio_lvds_rx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - source compile.do 2>&1 | tee -a compile.log - -} - -# RUN_STEP: -simulate() -{ - vsim -64 -c -do "do {simulate.do}" -l simulate.log -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - copy_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - copy_setup_file $2 - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Copy modelsim.ini file -copy_setup_file() -{ - file="modelsim.ini" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - else - lib_map_path="C:/Mentor/CompLib/2019.1.3" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - cp $src_file . - fi -} - -# Create design library directory -create_lib_dir() -{ - lib_dir="modelsim_lib" - if [[ -e $lib_dir ]]; then - rm -rf $lib_dir - fi - - mkdir $lib_dir - -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(compile.log elaborate.log simulate.log vsim.wlf modelsim_lib) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_rx.sh [-help]\n\ -Usage: selectio_lvds_rx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_rx.sh [-reset_run]\n\ -Usage: selectio_lvds_rx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/selectio_lvds_rx.udo b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/selectio_lvds_rx.udo deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/simulate.do deleted file mode 100644 index 54b4f399..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/simulate.do +++ /dev/null @@ -1,16 +0,0 @@ -onbreak {quit -f} -onerror {quit -f} - -vsim -voptargs="+acc" -t 1ps -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.selectio_lvds_rx xil_defaultlib.glbl - -do {wave.do} - -view wave -view structure -view signals - -do {selectio_lvds_rx.udo} - -run -all - -quit -force diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/wave.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/wave.do deleted file mode 100644 index 70157b0c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/modelsim/wave.do +++ /dev/null @@ -1,2 +0,0 @@ -add wave * -add wave /glbl/GSR diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/README.txt deleted file mode 100644 index 8965a407..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 18:25:33 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_rx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_rx.sh' script. - -./selectio_lvds_rx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_rx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_rx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/compile.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/compile.do deleted file mode 100644 index 13ea6452..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/compile.do +++ /dev/null @@ -1,23 +0,0 @@ -vlib questa_lib/work -vlib questa_lib/msim - -vlib questa_lib/msim/xil_defaultlib -vlib questa_lib/msim/xpm - -vmap xil_defaultlib questa_lib/msim/xil_defaultlib -vmap xpm questa_lib/msim/xpm - -vlog -work xil_defaultlib -64 -sv \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ - -vcom -work xpm -64 -93 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ - -vlog -work xil_defaultlib -64 \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx.v" \ - -vlog -work xil_defaultlib \ -"glbl.v" - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/elaborate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/elaborate.do deleted file mode 100644 index adb32e30..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/elaborate.do +++ /dev/null @@ -1 +0,0 @@ -vopt -64 +acc -l elaborate.log -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.selectio_lvds_rx xil_defaultlib.glbl -o selectio_lvds_rx_opt diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/file_info.txt deleted file mode 100644 index 6d7cb2d8..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_rx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v, -selectio_lvds_rx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/selectio_lvds_rx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/selectio_lvds_rx.sh deleted file mode 100644 index 82f66dff..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/selectio_lvds_rx.sh +++ /dev/null @@ -1,174 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_rx.sh -# Simulator : Mentor Graphics Questa Advanced Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 18:25:33 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_rx.sh [-help] -# usage: selectio_lvds_rx.sh [-lib_map_path] -# usage: selectio_lvds_rx.sh [-noclean_files] -# usage: selectio_lvds_rx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_rx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - - -# Script info -echo -e "selectio_lvds_rx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - elaborate - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - source compile.do 2>&1 | tee -a compile.log - -} - -# RUN_STEP: -elaborate() -{ - source elaborate.do 2>&1 | tee -a elaborate.log -} - -# RUN_STEP: -simulate() -{ - vsim -64 -c -do "do {simulate.do}" -l simulate.log -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - copy_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - copy_setup_file $2 - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Copy modelsim.ini file -copy_setup_file() -{ - file="modelsim.ini" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - else - lib_map_path="D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - cp $src_file . - fi -} - -# Create design library directory -create_lib_dir() -{ - lib_dir="questa_lib" - if [[ -e $lib_dir ]]; then - rm -rf $lib_dir - fi - - mkdir $lib_dir - -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(compile.log elaborate.log simulate.log vsim.wlf questa_lib) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_rx.sh [-help]\n\ -Usage: selectio_lvds_rx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_rx.sh [-reset_run]\n\ -Usage: selectio_lvds_rx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/selectio_lvds_rx.udo b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/selectio_lvds_rx.udo deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/simulate.do deleted file mode 100644 index 9839c78f..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/simulate.do +++ /dev/null @@ -1,16 +0,0 @@ -onbreak {quit -f} -onerror {quit -f} - -vsim -t 1ps -lib xil_defaultlib selectio_lvds_rx_opt - -do {wave.do} - -view wave -view structure -view signals - -do {selectio_lvds_rx.udo} - -run -all - -quit -force diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/wave.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/wave.do deleted file mode 100644 index 70157b0c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/questa/wave.do +++ /dev/null @@ -1,2 +0,0 @@ -add wave * -add wave /glbl/GSR diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/README.txt deleted file mode 100644 index 8965a407..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 18:25:33 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_rx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_rx.sh' script. - -./selectio_lvds_rx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_rx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_rx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/compile.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/compile.do deleted file mode 100644 index 704d2832..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/compile.do +++ /dev/null @@ -1,23 +0,0 @@ -vlib work -vlib riviera - -vlib riviera/xil_defaultlib -vlib riviera/xpm - -vmap xil_defaultlib riviera/xil_defaultlib -vmap xpm riviera/xpm - -vlog -work xil_defaultlib -sv2k12 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ - -vcom -work xpm -93 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ - -vlog -work xil_defaultlib -v2k5 \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx.v" \ - -vlog -work xil_defaultlib \ -"glbl.v" - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/file_info.txt deleted file mode 100644 index 6d7cb2d8..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_rx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v, -selectio_lvds_rx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/selectio_lvds_rx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/selectio_lvds_rx.sh deleted file mode 100644 index eb0c64ea..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/selectio_lvds_rx.sh +++ /dev/null @@ -1,153 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_rx.sh -# Simulator : Aldec Riviera-PRO Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 18:25:33 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_rx.sh [-help] -# usage: selectio_lvds_rx.sh [-lib_map_path] -# usage: selectio_lvds_rx.sh [-noclean_files] -# usage: selectio_lvds_rx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_rx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - - -# Script info -echo -e "selectio_lvds_rx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - source compile.do 2>&1 | tee -a compile.log - -} - -# RUN_STEP: -simulate() -{ - runvsimsa -l simulate.log -do "do {simulate.do}" -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - map_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - map_setup_file $2 - esac - - # Add any setup/initialization commands here:- - - # - -} - -# Map library.cfg file -map_setup_file() -{ - file="library.cfg" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - else - lib_map_path="D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - if [[ -e $src_file ]]; then - vmap -link $lib_map_path - fi - fi -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(compile.log elaboration.log simulate.log dataset.asdb work riviera) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_rx.sh [-help]\n\ -Usage: selectio_lvds_rx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_rx.sh [-reset_run]\n\ -Usage: selectio_lvds_rx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/selectio_lvds_rx.udo b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/selectio_lvds_rx.udo deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/simulate.do deleted file mode 100644 index 1232b429..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/simulate.do +++ /dev/null @@ -1,17 +0,0 @@ -onbreak {quit -force} -onerror {quit -force} - -asim -t 1ps +access +r +m+selectio_lvds_rx -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip -O5 xil_defaultlib.selectio_lvds_rx xil_defaultlib.glbl - -do {wave.do} - -view wave -view structure - -do {selectio_lvds_rx.udo} - -run -all - -endsim - -quit -force diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/wave.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/wave.do deleted file mode 100644 index 70157b0c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/riviera/wave.do +++ /dev/null @@ -1,2 +0,0 @@ -add wave * -add wave /glbl/GSR diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/README.txt deleted file mode 100644 index 8965a407..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 18:25:33 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_rx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_rx.sh' script. - -./selectio_lvds_rx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_rx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_rx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/file_info.txt deleted file mode 100644 index 6d7cb2d8..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_rx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v, -selectio_lvds_rx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/selectio_lvds_rx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/selectio_lvds_rx.sh deleted file mode 100644 index b2505305..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/selectio_lvds_rx.sh +++ /dev/null @@ -1,230 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_rx.sh -# Simulator : Synopsys Verilog Compiler Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 18:25:33 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_rx.sh [-help] -# usage: selectio_lvds_rx.sh [-lib_map_path] -# usage: selectio_lvds_rx.sh [-noclean_files] -# usage: selectio_lvds_rx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_rx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - -# Directory path for design sources and include directories (if any) wrt this path -ref_dir="." - -# Override directory with 'export_sim_ref_dir' env path value if set in the shell -if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then - ref_dir="$export_sim_ref_dir" -fi - -# Command line options -vlogan_opts="-full64" -vhdlan_opts="-full64" -vcs_elab_opts="-full64 -debug_pp -t ps -licqueue -l elaborate.log" -vcs_sim_opts="-ucli -licqueue -l simulate.log" - -# Design libraries -design_libs=(xil_defaultlib xpm) - -# Simulation root library directory -sim_lib_dir="vcs_lib" - -# Script info -echo -e "selectio_lvds_rx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - elaborate - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - vlogan -work xil_defaultlib $vlogan_opts -sverilog \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ - 2>&1 | tee -a vlogan.log - - vhdlan -work xpm $vhdlan_opts \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ - 2>&1 | tee -a vhdlan.log - - vlogan -work xil_defaultlib $vlogan_opts +v2k \ - "$ref_dir/../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v" \ - "$ref_dir/../../../ip/selectio_lvds_rx/selectio_lvds_rx.v" \ - 2>&1 | tee -a vlogan.log - - - vlogan -work xil_defaultlib $vlogan_opts +v2k \ - glbl.v \ - 2>&1 | tee -a vlogan.log - -} - -# RUN_STEP: -elaborate() -{ - vcs $vcs_elab_opts xil_defaultlib.selectio_lvds_rx xil_defaultlib.glbl -o selectio_lvds_rx_simv -} - -# RUN_STEP: -simulate() -{ - ./selectio_lvds_rx_simv $vcs_sim_opts -do simulate.do -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - create_lib_mappings $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - create_lib_mappings $2 - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Define design library mappings -create_lib_mappings() -{ - file="synopsys_sim.setup" - if [[ -e $file ]]; then - if [[ ($1 == "") ]]; then - return - else - rm -rf $file - fi - fi - - touch $file - - lib_map_path="" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - fi - - for (( i=0; i<${#design_libs[*]}; i++ )); do - lib="${design_libs[i]}" - mapping="$lib:$sim_lib_dir/$lib" - echo $mapping >> $file - done - - if [[ ($lib_map_path != "") ]]; then - incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup" - echo $incl_ref >> $file - fi -} - -# Create design library directory paths -create_lib_dir() -{ - if [[ -e $sim_lib_dir ]]; then - rm -rf $sim_lib_dir - fi - - for (( i=0; i<${#design_libs[*]}; i++ )); do - lib="${design_libs[i]}" - lib_dir="$sim_lib_dir/$lib" - if [[ ! -e $lib_dir ]]; then - mkdir -p $lib_dir - fi - done -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(ucli.key selectio_lvds_rx_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log 64 AN.DB csrc selectio_lvds_rx_simv.daidir) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_rx.sh [-help]\n\ -Usage: selectio_lvds_rx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_rx.sh [-reset_run]\n\ -Usage: selectio_lvds_rx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/simulate.do deleted file mode 100644 index 58afc787..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/vcs/simulate.do +++ /dev/null @@ -1,2 +0,0 @@ -run -quit diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/README.txt deleted file mode 100644 index c7a8bbf2..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/README.txt +++ /dev/null @@ -1,48 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 18:25:33 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_rx.sh - -This command will launch the 'execute' function for the single-step flow. This -function is called from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_rx.sh' script. - -./selectio_lvds_rx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_rx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_rx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/file_info.txt deleted file mode 100644 index 6d7cb2d8..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_rx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v, -selectio_lvds_rx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/run.f b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/run.f deleted file mode 100644 index 274a0d4d..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/run.f +++ /dev/null @@ -1,15 +0,0 @@ --makelib xcelium_lib/xil_defaultlib -sv \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ --endlib --makelib xcelium_lib/xpm \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ --endlib --makelib xcelium_lib/xil_defaultlib \ - "../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v" \ - "../../../ip/selectio_lvds_rx/selectio_lvds_rx.v" \ --endlib --makelib xcelium_lib/xil_defaultlib \ - glbl.v --endlib - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/selectio_lvds_rx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/selectio_lvds_rx.sh deleted file mode 100644 index ab1dfdcd..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xcelium/selectio_lvds_rx.sh +++ /dev/null @@ -1,175 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_rx.sh -# Simulator : Cadence Xcelium Parallel Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 18:25:33 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_rx.sh [-help] -# usage: selectio_lvds_rx.sh [-lib_map_path] -# usage: selectio_lvds_rx.sh [-noclean_files] -# usage: selectio_lvds_rx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_rx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - -# Directory path for design sources and include directories (if any) wrt this path -ref_dir="." - -# Override directory with 'export_sim_ref_dir' env path value if set in the shell -if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then - ref_dir="$export_sim_ref_dir" -fi - -# Set the compiled library directory -ref_lib_dir="." - -# Command line options -xrun_opts="-64bit -v93 -relax -access +rwc -namemap_mixgen" - -# Design libraries -design_libs=(xil_defaultlib xpm) - -# Simulation root library directory -sim_lib_dir="xcelium_lib" - -# Script info -echo -e "selectio_lvds_rx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - execute -} - -# RUN_STEP: -execute() -{ - xrun $xrun_opts \ - -reflib "$ref_lib_dir/unisim:unisim" \ - -reflib "$ref_lib_dir/unisims_ver:unisims_ver" \ - -reflib "$ref_lib_dir/secureip:secureip" \ - -reflib "$ref_lib_dir/unimacro:unimacro" \ - -reflib "$ref_lib_dir/unimacro_ver:unimacro_ver" \ - -top xil_defaultlib.selectio_lvds_rx \ - -f run.f \ - -top glbl \ - glbl.v -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - else - ref_lib_dir=$2 - fi - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Create design library directory paths -create_lib_dir() -{ - if [[ -e $sim_lib_dir ]]; then - rm -rf $sim_lib_dir - fi - - for (( i=0; i<${#design_libs[*]}; i++ )); do - lib="${design_libs[i]}" - lib_dir="$sim_lib_dir/$lib" - if [[ ! -e $lib_dir ]]; then - mkdir -p $lib_dir - fi - done -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(xmsim.key xrun.key xrun.log waves.shm xrun.history .simvision xcelium.d xcelium) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_rx.sh [-help]\n\ -Usage: selectio_lvds_rx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_rx.sh [-reset_run]\n\ -Usage: selectio_lvds_rx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/README.txt deleted file mode 100644 index 8965a407..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 18:25:33 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_rx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_rx.sh' script. - -./selectio_lvds_rx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_rx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_rx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/cmd.tcl b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/cmd.tcl deleted file mode 100644 index eef7a0f0..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/cmd.tcl +++ /dev/null @@ -1,12 +0,0 @@ -set curr_wave [current_wave_config] -if { [string length $curr_wave] == 0 } { - if { [llength [get_objects]] > 0} { - add_wave / - set_property needs_save false [current_wave_config] - } else { - send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." - } -} - -run -all -quit diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/elab.opt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/elab.opt deleted file mode 100644 index cbdf0b26..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/elab.opt +++ /dev/null @@ -1 +0,0 @@ ---relax --debug typical --mt auto -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot selectio_lvds_rx xil_defaultlib.selectio_lvds_rx xil_defaultlib.glbl -log elaborate.log diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/file_info.txt deleted file mode 100644 index 27843160..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/file_info.txt +++ /dev/null @@ -1,3 +0,0 @@ -selectio_lvds_rx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v, -selectio_lvds_rx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_rx/selectio_lvds_rx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/selectio_lvds_rx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/selectio_lvds_rx.sh deleted file mode 100644 index 0e8c2138..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/selectio_lvds_rx.sh +++ /dev/null @@ -1,212 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_rx.sh -# Simulator : Xilinx Vivado Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 18:25:33 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_rx.sh [-help] -# usage: selectio_lvds_rx.sh [-lib_map_path] -# usage: selectio_lvds_rx.sh [-noclean_files] -# usage: selectio_lvds_rx.sh [-reset_run] -# -#********************************************************************************************************* - -# Command line options -xv_boost_lib_path=C:/Xilinx/Vivado/2019.1/tps/boost_1_64_0 -xvlog_opts="--relax" - - -# Script info -echo -e "selectio_lvds_rx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - elaborate - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - xvlog $xvlog_opts -prj vlog.prj 2>&1 | tee compile.log - -} - -# RUN_STEP: -elaborate() -{ - xelab --relax --debug typical --mt auto -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot selectio_lvds_rx xil_defaultlib.selectio_lvds_rx xil_defaultlib.glbl -log elaborate.log -} - -# RUN_STEP: -simulate() -{ - xsim selectio_lvds_rx -key {Behavioral:sim_1:Functional:selectio_lvds_rx} -tclbatch cmd.tcl -log simulate.log -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - copy_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - copy_setup_file $2 - esac - - # Add any setup/initialization commands here:- - - # - -} - -# Copy xsim.ini file -copy_setup_file() -{ - file="xsim.ini" - lib_map_path="C:/Xilinx/Vivado/2019.1/data/xsim" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - if [[ -e $src_file ]]; then - cp $src_file . - fi - - # Map local design libraries to xsim.ini - map_local_libs - - fi -} - -# Map local design libraries -map_local_libs() -{ - updated_mappings=() - local_mappings=() - - # Local design libraries - local_libs=() - - if [[ 0 == ${#local_libs[@]} ]]; then - return - fi - - file="xsim.ini" - file_backup="xsim.ini.bak" - - if [[ -e $file ]]; then - rm -f $file_backup - # Create a backup copy of the xsim.ini file - cp $file $file_backup - # Read libraries from backup file and search in local library collection - while read -r line - do - IN=$line - # Split mapping entry with '=' delimiter to fetch library name and mapping - read lib_name mapping <<<$(IFS="="; echo $IN) - # If local library found, then construct the local mapping and add to local mapping collection - if `echo ${local_libs[@]} | grep -wq $lib_name` ; then - line="$lib_name=xsim.dir/$lib_name" - local_mappings+=("$lib_name") - fi - # Add to updated library mapping collection - updated_mappings+=("$line") - done < "$file_backup" - # Append local libraries not found originally from xsim.ini - for (( i=0; i<${#local_libs[*]}; i++ )); do - lib_name="${local_libs[i]}" - if `echo ${local_mappings[@]} | grep -wvq $lib_name` ; then - line="$lib_name=xsim.dir/$lib_name" - updated_mappings+=("$line") - fi - done - # Write updated mappings in xsim.ini - rm -f $file - for (( i=0; i<${#updated_mappings[*]}; i++ )); do - lib_name="${updated_mappings[i]}" - echo $lib_name >> $file - done - else - for (( i=0; i<${#local_libs[*]}; i++ )); do - lib_name="${local_libs[i]}" - mapping="$lib_name=xsim.dir/$lib_name" - echo $mapping >> $file - done - fi -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(xelab.pb xsim.jou xvhdl.log xvlog.log compile.log elaborate.log simulate.log xelab.log xsim.log run.log xvhdl.pb xvlog.pb selectio_lvds_rx.wdb xsim.dir) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_rx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_rx.sh [-help]\n\ -Usage: selectio_lvds_rx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_rx.sh [-reset_run]\n\ -Usage: selectio_lvds_rx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/vlog.prj b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/vlog.prj deleted file mode 100644 index 8fd43844..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/vlog.prj +++ /dev/null @@ -1,7 +0,0 @@ -verilog xil_defaultlib \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_rx/selectio_lvds_rx.v" \ - -verilog xil_defaultlib "glbl.v" - -nosort diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/xsim.ini b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/xsim.ini deleted file mode 100644 index 6cb07f57..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_rx/xsim/xsim.ini +++ /dev/null @@ -1,430 +0,0 @@ -std=$RDI_DATADIR/xsim/vhdl/std -ieee=$RDI_DATADIR/xsim/vhdl/ieee -ieee_proposed=$RDI_DATADIR/xsim/vhdl/ieee_proposed -vl=$RDI_DATADIR/xsim/vhdl/vl -synopsys=$RDI_DATADIR/xsim/vhdl/synopsys -secureip=$RDI_DATADIR/xsim/verilog/secureip -unisim=$RDI_DATADIR/xsim/vhdl/unisim -unimacro=$RDI_DATADIR/xsim/vhdl/unimacro -unifast=$RDI_DATADIR/xsim/vhdl/unifast -unisims_ver=$RDI_DATADIR/xsim/verilog/unisims_ver -unimacro_ver=$RDI_DATADIR/xsim/verilog/unimacro_ver -unifast_ver=$RDI_DATADIR/xsim/verilog/unifast_ver -simprims_ver=$RDI_DATADIR/xsim/verilog/simprims_ver -system_cache_v4_0_6=$RDI_DATADIR/xsim/ip/system_cache_v4_0_6 -bsip_v1_1_0=$RDI_DATADIR/xsim/ip/bsip_v1_1_0 -g709_rs_decoder_v2_2_8=$RDI_DATADIR/xsim/ip/g709_rs_decoder_v2_2_8 -xtlm_simple_interconnect_v1_0=$RDI_DATADIR/xsim/ip/xtlm_simple_interconnect_v1_0 -mipi_dphy_v4_1_4=$RDI_DATADIR/xsim/ip/mipi_dphy_v4_1_4 -iomodule_v3_1_4=$RDI_DATADIR/xsim/ip/iomodule_v3_1_4 -ieee802d3_50g_rs_fec_v1_0_11=$RDI_DATADIR/xsim/ip/ieee802d3_50g_rs_fec_v1_0_11 -common_cpp_v1_0=$RDI_DATADIR/xsim/ip/common_cpp_v1_0 -lte_fft_v2_1_0=$RDI_DATADIR/xsim/ip/lte_fft_v2_1_0 -ieee802d3_50g_rs_fec_v2_0_1=$RDI_DATADIR/xsim/ip/ieee802d3_50g_rs_fec_v2_0_1 -convolution_v9_0_14=$RDI_DATADIR/xsim/ip/convolution_v9_0_14 -gtwizard_ultrascale_v1_5_4=$RDI_DATADIR/xsim/ip/gtwizard_ultrascale_v1_5_4 -v_cfa_v7_0_14=$RDI_DATADIR/xsim/ip/v_cfa_v7_0_14 -axi4svideo_bridge_v1_0_10=$RDI_DATADIR/xsim/ip/axi4svideo_bridge_v1_0_10 -pci64_v5_0_11=$RDI_DATADIR/xsim/ip/pci64_v5_0_11 -v_vscaler_v1_0_13=$RDI_DATADIR/xsim/ip/v_vscaler_v1_0_13 -xbip_accum_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_accum_v3_0_6 -gigantic_mux=$RDI_DATADIR/xsim/ip/gigantic_mux -ethernet_1_10_25g_v2_2_3=$RDI_DATADIR/xsim/ip/ethernet_1_10_25g_v2_2_3 -zynq_ultra_ps_e_v3_3_0=$RDI_DATADIR/xsim/ip/zynq_ultra_ps_e_v3_3_0 -v_cresample_v4_0_14=$RDI_DATADIR/xsim/ip/v_cresample_v4_0_14 -v_dual_splitter_v1_0_9=$RDI_DATADIR/xsim/ip/v_dual_splitter_v1_0_9 -v_scenechange_v1_0_1=$RDI_DATADIR/xsim/ip/v_scenechange_v1_0_1 -hdcp_keymngmt_blk_v1_0_0=$RDI_DATADIR/xsim/ip/hdcp_keymngmt_blk_v1_0_0 -ahblite_axi_bridge_v3_0_14=$RDI_DATADIR/xsim/ip/ahblite_axi_bridge_v3_0_14 -tri_mode_ethernet_mac_v9_0_14=$RDI_DATADIR/xsim/ip/tri_mode_ethernet_mac_v9_0_14 -blk_mem_gen_v8_4_3=$RDI_DATADIR/xsim/ip/blk_mem_gen_v8_4_3 -noc_mc_ddr4_phy_v1_0_0=$RDI_DATADIR/xsim/ip/noc_mc_ddr4_phy_v1_0_0 -axi_data_fifo_v2_1_18=$RDI_DATADIR/xsim/ip/axi_data_fifo_v2_1_18 -axi_vip_v1_1_5=$RDI_DATADIR/xsim/ip/axi_vip_v1_1_5 -ethernet_1_10_25g_v2_0_5=$RDI_DATADIR/xsim/ip/ethernet_1_10_25g_v2_0_5 -compact_gt_v1_0_5=$RDI_DATADIR/xsim/ip/compact_gt_v1_0_5 -axi_gpio_v2_0_21=$RDI_DATADIR/xsim/ip/axi_gpio_v2_0_21 -qdma_v3_0_2=$RDI_DATADIR/xsim/ip/qdma_v3_0_2 -viterbi_v9_1_11=$RDI_DATADIR/xsim/ip/viterbi_v9_1_11 -sim_rst_gen_v1_0_2=$RDI_DATADIR/xsim/ip/sim_rst_gen_v1_0_2 -ba317=$RDI_DATADIR/xsim/ip/ba317 -xbip_dsp48_wrapper_v3_0_4=$RDI_DATADIR/xsim/ip/xbip_dsp48_wrapper_v3_0_4 -fifo_generator_v13_2_4=$RDI_DATADIR/xsim/ip/fifo_generator_v13_2_4 -axi_bram_ctrl_v4_0_14=$RDI_DATADIR/xsim/ip/axi_bram_ctrl_v4_0_14 -vid_edid_v1_0_0=$RDI_DATADIR/xsim/ip/vid_edid_v1_0_0 -axi_emc_v3_0_19=$RDI_DATADIR/xsim/ip/axi_emc_v3_0_19 -cmac_v2_5_1=$RDI_DATADIR/xsim/ip/cmac_v2_5_1 -floating_point_v7_1_8=$RDI_DATADIR/xsim/ip/floating_point_v7_1_8 -xbip_addsub_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_addsub_v3_0_6 -vid_phy_controller_v2_2_3=$RDI_DATADIR/xsim/ip/vid_phy_controller_v2_2_3 -common_rpc_v1=$RDI_DATADIR/xsim/ip/common_rpc_v1 -axi_firewall_v1_0_7=$RDI_DATADIR/xsim/ip/axi_firewall_v1_0_7 -util_vector_logic_v2_0_1=$RDI_DATADIR/xsim/ip/util_vector_logic_v2_0_1 -axis_accelerator_adapter_v2_1_15=$RDI_DATADIR/xsim/ip/axis_accelerator_adapter_v2_1_15 -tmr_comparator_v1_0_2=$RDI_DATADIR/xsim/ip/tmr_comparator_v1_0_2 -sd_fec_v1_0_2=$RDI_DATADIR/xsim/ip/sd_fec_v1_0_2 -tmr_manager_v1_0_4=$RDI_DATADIR/xsim/ip/tmr_manager_v1_0_4 -tsn_temac_v1_0_4=$RDI_DATADIR/xsim/ip/tsn_temac_v1_0_4 -usxgmii_v1_0_5=$RDI_DATADIR/xsim/ip/usxgmii_v1_0_5 -lte_dl_channel_encoder_v4_0_0=$RDI_DATADIR/xsim/ip/lte_dl_channel_encoder_v4_0_0 -ai_noc=$RDI_DATADIR/xsim/ip/ai_noc -lte_3gpp_mimo_decoder_v3_0_15=$RDI_DATADIR/xsim/ip/lte_3gpp_mimo_decoder_v3_0_15 -v_uhdsdi_audio_v1_0_0=$RDI_DATADIR/xsim/ip/v_uhdsdi_audio_v1_0_0 -axi4stream_vip_v1_1_5=$RDI_DATADIR/xsim/ip/axi4stream_vip_v1_1_5 -cmac_usplus_v2_4_5=$RDI_DATADIR/xsim/ip/cmac_usplus_v2_4_5 -etrnic_v1_1_2=$RDI_DATADIR/xsim/ip/etrnic_v1_1_2 -floating_point_v7_0_16=$RDI_DATADIR/xsim/ip/floating_point_v7_0_16 -axi_dma_v7_1_20=$RDI_DATADIR/xsim/ip/axi_dma_v7_1_20 -jtag_axi=$RDI_DATADIR/xsim/ip/jtag_axi -axi_traffic_gen_v3_0_5=$RDI_DATADIR/xsim/ip/axi_traffic_gen_v3_0_5 -emb_mem_gen_v1_0_1=$RDI_DATADIR/xsim/ip/emb_mem_gen_v1_0_1 -axi_amm_bridge_v1_0_9=$RDI_DATADIR/xsim/ip/axi_amm_bridge_v1_0_9 -axi_datamover_v5_1_21=$RDI_DATADIR/xsim/ip/axi_datamover_v5_1_21 -v_axi4s_vid_out_v4_0_10=$RDI_DATADIR/xsim/ip/v_axi4s_vid_out_v4_0_10 -jesd204_v7_2_6=$RDI_DATADIR/xsim/ip/jesd204_v7_2_6 -v_letterbox_v1_0_13=$RDI_DATADIR/xsim/ip/v_letterbox_v1_0_13 -interlaken_v2_4_3=$RDI_DATADIR/xsim/ip/interlaken_v2_4_3 -uhdsdi_gt_v2_0_0=$RDI_DATADIR/xsim/ip/uhdsdi_gt_v2_0_0 -axi_master_burst_v2_0_7=$RDI_DATADIR/xsim/ip/axi_master_burst_v2_0_7 -rst_vip_v1_0_3=$RDI_DATADIR/xsim/ip/rst_vip_v1_0_3 -audio_formatter_v1_0_1=$RDI_DATADIR/xsim/ip/audio_formatter_v1_0_1 -lte_3gpp_channel_estimator_v2_0_16=$RDI_DATADIR/xsim/ip/lte_3gpp_channel_estimator_v2_0_16 -v_tc_v6_1_13=$RDI_DATADIR/xsim/ip/v_tc_v6_1_13 -g709_fec_v2_3_5=$RDI_DATADIR/xsim/ip/g709_fec_v2_3_5 -xbip_dsp48_acc_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_acc_v3_0_6 -axi_chip2chip_v5_0_6=$RDI_DATADIR/xsim/ip/axi_chip2chip_v5_0_6 -fc32_rs_fec_v1_0_11=$RDI_DATADIR/xsim/ip/fc32_rs_fec_v1_0_11 -v_mix_v3_0_3=$RDI_DATADIR/xsim/ip/v_mix_v3_0_3 -multi_channel_25g_rs_fec_v1_0_5=$RDI_DATADIR/xsim/ip/multi_channel_25g_rs_fec_v1_0_5 -in_system_ibert_v1_0_9=$RDI_DATADIR/xsim/ip/in_system_ibert_v1_0_9 -ethernet_1_10_25g_v2_1_4=$RDI_DATADIR/xsim/ip/ethernet_1_10_25g_v2_1_4 -axis_broadcaster_v1_1_18=$RDI_DATADIR/xsim/ip/axis_broadcaster_v1_1_18 -axis_combiner_v1_1_17=$RDI_DATADIR/xsim/ip/axis_combiner_v1_1_17 -axi_apb_bridge_v3_0_15=$RDI_DATADIR/xsim/ip/axi_apb_bridge_v3_0_15 -displayport_v9_0_1=$RDI_DATADIR/xsim/ip/displayport_v9_0_1 -clk_vip_v1_0_2=$RDI_DATADIR/xsim/ip/clk_vip_v1_0_2 -hdcp22_rng_v1_0_1=$RDI_DATADIR/xsim/ip/hdcp22_rng_v1_0_1 -axi_register_slice_v2_1_19=$RDI_DATADIR/xsim/ip/axi_register_slice_v2_1_19 -vid_phy_controller_v2_1_5=$RDI_DATADIR/xsim/ip/vid_phy_controller_v2_1_5 -picxo=$RDI_DATADIR/xsim/ip/picxo -usxgmii_v1_1_0=$RDI_DATADIR/xsim/ip/usxgmii_v1_1_0 -v_vcresampler_v1_0_13=$RDI_DATADIR/xsim/ip/v_vcresampler_v1_0_13 -bs_mux_v1_0_0=$RDI_DATADIR/xsim/ip/bs_mux_v1_0_0 -prc_v1_3_2=$RDI_DATADIR/xsim/ip/prc_v1_3_2 -axi_usb2_device_v5_0_20=$RDI_DATADIR/xsim/ip/axi_usb2_device_v5_0_20 -lte_3gpp_mimo_encoder_v4_0_14=$RDI_DATADIR/xsim/ip/lte_3gpp_mimo_encoder_v4_0_14 -l_ethernet_v2_5_2=$RDI_DATADIR/xsim/ip/l_ethernet_v2_5_2 -xdma_v4_1_3=$RDI_DATADIR/xsim/ip/xdma_v4_1_3 -axis_vio_v1_0_0=$RDI_DATADIR/xsim/ip/axis_vio_v1_0_0 -c_counter_binary_v12_0_13=$RDI_DATADIR/xsim/ip/c_counter_binary_v12_0_13 -noc_nps_v1_0_0=$RDI_DATADIR/xsim/ip/noc_nps_v1_0_0 -xbip_dsp48_macro_v3_0_17=$RDI_DATADIR/xsim/ip/xbip_dsp48_macro_v3_0_17 -c_accum_v12_0_13=$RDI_DATADIR/xsim/ip/c_accum_v12_0_13 -xbip_multadd_v3_0_14=$RDI_DATADIR/xsim/ip/xbip_multadd_v3_0_14 -axi_uartlite_v2_0_23=$RDI_DATADIR/xsim/ip/axi_uartlite_v2_0_23 -noc_nidb_v1_0_0=$RDI_DATADIR/xsim/ip/noc_nidb_v1_0_0 -axi_intc_v4_1_13=$RDI_DATADIR/xsim/ip/axi_intc_v4_1_13 -i2s_transmitter_v1_0_3=$RDI_DATADIR/xsim/ip/i2s_transmitter_v1_0_3 -pc_cfr_v6_0_8=$RDI_DATADIR/xsim/ip/pc_cfr_v6_0_8 -mutex_v2_1_10=$RDI_DATADIR/xsim/ip/mutex_v2_1_10 -c_reg_fd_v12_0_6=$RDI_DATADIR/xsim/ip/c_reg_fd_v12_0_6 -sid_v8_0_14=$RDI_DATADIR/xsim/ip/sid_v8_0_14 -fir_compiler_v5_2_6=$RDI_DATADIR/xsim/ip/fir_compiler_v5_2_6 -quadsgmii_v3_4_6=$RDI_DATADIR/xsim/ip/quadsgmii_v3_4_6 -microblaze_v11_0_1=$RDI_DATADIR/xsim/ip/microblaze_v11_0_1 -lib_bmg_v1_0_12=$RDI_DATADIR/xsim/ip/lib_bmg_v1_0_12 -dds_compiler_v6_0_18=$RDI_DATADIR/xsim/ip/dds_compiler_v6_0_18 -me_pl_v1_0=$RDI_DATADIR/xsim/ip/me_pl_v1_0 -gtwizard_ultrascale_v1_7_6=$RDI_DATADIR/xsim/ip/gtwizard_ultrascale_v1_7_6 -axis_clock_converter_v1_1_20=$RDI_DATADIR/xsim/ip/axis_clock_converter_v1_1_20 -nvmeha_v1_0_0=$RDI_DATADIR/xsim/ip/nvmeha_v1_0_0 -tmr_inject_v1_0_3=$RDI_DATADIR/xsim/ip/tmr_inject_v1_0_3 -axi_mcdma_v1_1_0=$RDI_DATADIR/xsim/ip/axi_mcdma_v1_1_0 -axi_hwicap_v3_0_23=$RDI_DATADIR/xsim/ip/axi_hwicap_v3_0_23 -v_vid_sdi_tx_bridge_v2_0_0=$RDI_DATADIR/xsim/ip/v_vid_sdi_tx_bridge_v2_0_0 -v_hdmi_tx_v3_0_0=$RDI_DATADIR/xsim/ip/v_hdmi_tx_v3_0_0 -canfd_v2_0_1=$RDI_DATADIR/xsim/ip/canfd_v2_0_1 -gig_ethernet_pcs_pma_v16_1_6=$RDI_DATADIR/xsim/ip/gig_ethernet_pcs_pma_v16_1_6 -lib_pkg_v1_0_2=$RDI_DATADIR/xsim/ip/lib_pkg_v1_0_2 -ieee802d3_rs_fec_v2_0_5=$RDI_DATADIR/xsim/ip/ieee802d3_rs_fec_v2_0_5 -ibert_lib_v1_0_6=$RDI_DATADIR/xsim/ip/ibert_lib_v1_0_6 -high_speed_selectio_wiz_v3_4_1=$RDI_DATADIR/xsim/ip/high_speed_selectio_wiz_v3_4_1 -xbip_dsp48_addsub_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_addsub_v3_0_6 -fec_5g_common_v1_0_1=$RDI_DATADIR/xsim/ip/fec_5g_common_v1_0_1 -tmr_voter_v1_0_2=$RDI_DATADIR/xsim/ip/tmr_voter_v1_0_2 -hdmi_gt_controller_v1_0_0=$RDI_DATADIR/xsim/ip/hdmi_gt_controller_v1_0_0 -axi_traffic_gen_v2_0_20=$RDI_DATADIR/xsim/ip/axi_traffic_gen_v2_0_20 -flexo_100g_rs_fec_v1_0_11=$RDI_DATADIR/xsim/ip/flexo_100g_rs_fec_v1_0_11 -v_smpte_uhdsdi_v1_0_7=$RDI_DATADIR/xsim/ip/v_smpte_uhdsdi_v1_0_7 -xbip_dsp48_multacc_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_multacc_v3_0_6 -fit_timer_v2_0_10=$RDI_DATADIR/xsim/ip/fit_timer_v2_0_10 -ieee802d3_rs_fec_v1_0_15=$RDI_DATADIR/xsim/ip/ieee802d3_rs_fec_v1_0_15 -axis_subset_converter_v1_1_19=$RDI_DATADIR/xsim/ip/axis_subset_converter_v1_1_19 -noc_nmu_v1_0_0=$RDI_DATADIR/xsim/ip/noc_nmu_v1_0_0 -duc_ddc_compiler_v3_0_15=$RDI_DATADIR/xsim/ip/duc_ddc_compiler_v3_0_15 -dist_mem_gen_v8_0_13=$RDI_DATADIR/xsim/ip/dist_mem_gen_v8_0_13 -mammoth_transcode_v1_0_0=$RDI_DATADIR/xsim/ip/mammoth_transcode_v1_0_0 -ieee802d3_200g_rs_fec_v1_0_7=$RDI_DATADIR/xsim/ip/ieee802d3_200g_rs_fec_v1_0_7 -sim_xdma_sc_v1=$RDI_DATADIR/xsim/ip/sim_xdma_sc_v1 -mrmac_v1_0_0=$RDI_DATADIR/xsim/ip/mrmac_v1_0_0 -sem_ultra_v3_1_11=$RDI_DATADIR/xsim/ip/sem_ultra_v3_1_11 -v_tpg_v8_0_1=$RDI_DATADIR/xsim/ip/v_tpg_v8_0_1 -axi_tft_v2_0_22=$RDI_DATADIR/xsim/ip/axi_tft_v2_0_22 -ecc_v2_0_13=$RDI_DATADIR/xsim/ip/ecc_v2_0_13 -switch_core_top_v1_0_7=$RDI_DATADIR/xsim/ip/switch_core_top_v1_0_7 -rama_v1_1_2_lib=$RDI_DATADIR/xsim/ip/rama_v1_1_2_lib -v_hcresampler_v1_0_13=$RDI_DATADIR/xsim/ip/v_hcresampler_v1_0_13 -emb_fifo_gen_v1_0_1=$RDI_DATADIR/xsim/ip/emb_fifo_gen_v1_0_1 -hdcp_v1_0_3=$RDI_DATADIR/xsim/ip/hdcp_v1_0_3 -axis_data_fifo_v2_0_1=$RDI_DATADIR/xsim/ip/axis_data_fifo_v2_0_1 -hdcp22_cipher_dp_v1_0_0=$RDI_DATADIR/xsim/ip/hdcp22_cipher_dp_v1_0_0 -rwd_tlmmodel_v1=$RDI_DATADIR/xsim/ip/rwd_tlmmodel_v1 -displayport_v8_1_1=$RDI_DATADIR/xsim/ip/displayport_v8_1_1 -axi_mmu_v2_1_17=$RDI_DATADIR/xsim/ip/axi_mmu_v2_1_17 -proc_sys_reset_v5_0_13=$RDI_DATADIR/xsim/ip/proc_sys_reset_v5_0_13 -pc_cfr_v6_3_0=$RDI_DATADIR/xsim/ip/pc_cfr_v6_3_0 -v_osd_v6_0_16=$RDI_DATADIR/xsim/ip/v_osd_v6_0_16 -pci32_v5_0_12=$RDI_DATADIR/xsim/ip/pci32_v5_0_12 -xfft_v9_0_17=$RDI_DATADIR/xsim/ip/xfft_v9_0_17 -axi_cdma_v4_1_19=$RDI_DATADIR/xsim/ip/axi_cdma_v4_1_19 -audio_tpg_v1_0_0=$RDI_DATADIR/xsim/ip/audio_tpg_v1_0_0 -lib_fifo_v1_0_13=$RDI_DATADIR/xsim/ip/lib_fifo_v1_0_13 -v_enhance_v8_0_15=$RDI_DATADIR/xsim/ip/v_enhance_v8_0_15 -axi_clock_converter_v2_1_18=$RDI_DATADIR/xsim/ip/axi_clock_converter_v2_1_18 -xsdbm_v3_0_0=$RDI_DATADIR/xsim/ip/xsdbm_v3_0_0 -emc_common_v3_0_5=$RDI_DATADIR/xsim/ip/emc_common_v3_0_5 -axi_mm2s_mapper_v1_1_18=$RDI_DATADIR/xsim/ip/axi_mm2s_mapper_v1_1_18 -xfft_v7_2_9=$RDI_DATADIR/xsim/ip/xfft_v7_2_9 -pl_fileio_v1_0_0=$RDI_DATADIR/xsim/ip/pl_fileio_v1_0_0 -v_smpte_sdi_v3_0_8=$RDI_DATADIR/xsim/ip/v_smpte_sdi_v3_0_8 -fir_compiler_v7_2_12=$RDI_DATADIR/xsim/ip/fir_compiler_v7_2_12 -div_gen_v5_1_15=$RDI_DATADIR/xsim/ip/div_gen_v5_1_15 -mdm_v3_2_16=$RDI_DATADIR/xsim/ip/mdm_v3_2_16 -v_axi4s_remap_v1_0_11=$RDI_DATADIR/xsim/ip/v_axi4s_remap_v1_0_11 -xxv_ethernet_v2_5_3=$RDI_DATADIR/xsim/ip/xxv_ethernet_v2_5_3 -xlslice_v1_0_2=$RDI_DATADIR/xsim/ip/xlslice_v1_0_2 -ai_pl_trig=$RDI_DATADIR/xsim/ip/ai_pl_trig -remote_port_sc_v4=$RDI_DATADIR/xsim/ip/remote_port_sc_v4 -pr_axi_shutdown_manager_v1_0_1=$RDI_DATADIR/xsim/ip/pr_axi_shutdown_manager_v1_0_1 -axi_jtag_v1_0_0=$RDI_DATADIR/xsim/ip/axi_jtag_v1_0_0 -smartconnect_v1_0=$RDI_DATADIR/xsim/ip/smartconnect_v1_0 -axi_tg_lib=$RDI_DATADIR/xsim/ip/axi_tg_lib -axi_dwidth_converter_v2_1_19=$RDI_DATADIR/xsim/ip/axi_dwidth_converter_v2_1_19 -xlconstant_v1_1_6=$RDI_DATADIR/xsim/ip/xlconstant_v1_1_6 -tcc_decoder_3gpplte_v3_0_6=$RDI_DATADIR/xsim/ip/tcc_decoder_3gpplte_v3_0_6 -mdm_v3_2=$RDI_DATADIR/xsim/ip/mdm_v3_2 -v_uhdsdi_vidgen_v1_0_1=$RDI_DATADIR/xsim/ip/v_uhdsdi_vidgen_v1_0_1 -axi_fifo_mm_s_v4_2_1=$RDI_DATADIR/xsim/ip/axi_fifo_mm_s_v4_2_1 -util_idelay_ctrl_v1_0_1=$RDI_DATADIR/xsim/ip/util_idelay_ctrl_v1_0_1 -rs_toolbox_v9_0_7=$RDI_DATADIR/xsim/ip/rs_toolbox_v9_0_7 -v_hdmi_tx_v2_0_0=$RDI_DATADIR/xsim/ip/v_hdmi_tx_v2_0_0 -dsp_macro_v1_0_0=$RDI_DATADIR/xsim/ip/dsp_macro_v1_0_0 -pc_cfr_v6_2_2=$RDI_DATADIR/xsim/ip/pc_cfr_v6_2_2 -axi_timer_v2_0_21=$RDI_DATADIR/xsim/ip/axi_timer_v2_0_21 -high_speed_selectio_wiz_v3_3_1=$RDI_DATADIR/xsim/ip/high_speed_selectio_wiz_v3_3_1 -axi_sideband_util_v1_0_3=$RDI_DATADIR/xsim/ip/axi_sideband_util_v1_0_3 -sim_clk_gen_v1_0_2=$RDI_DATADIR/xsim/ip/sim_clk_gen_v1_0_2 -gmii_to_rgmii_v4_0_7=$RDI_DATADIR/xsim/ip/gmii_to_rgmii_v4_0_7 -xsdbs_v1_0_2=$RDI_DATADIR/xsim/ip/xsdbs_v1_0_2 -high_speed_selectio_wiz_v3_5_1=$RDI_DATADIR/xsim/ip/high_speed_selectio_wiz_v3_5_1 -axi_msg_v1_0_5=$RDI_DATADIR/xsim/ip/axi_msg_v1_0_5 -axi_ahblite_bridge_v3_0_16=$RDI_DATADIR/xsim/ip/axi_ahblite_bridge_v3_0_16 -v_rgb2ycrcb_v7_1_13=$RDI_DATADIR/xsim/ip/v_rgb2ycrcb_v7_1_13 -v_mix_v4_0_0=$RDI_DATADIR/xsim/ip/v_mix_v4_0_0 -axi_ethernetlite_v3_0_17=$RDI_DATADIR/xsim/ip/axi_ethernetlite_v3_0_17 -axi_uart16550_v2_0_21=$RDI_DATADIR/xsim/ip/axi_uart16550_v2_0_21 -axi_pmon_v1_0_0=$RDI_DATADIR/xsim/ip/axi_pmon_v1_0_0 -vfb_v1_0_13=$RDI_DATADIR/xsim/ip/vfb_v1_0_13 -advanced_io_wizard_phy_v1_0_0=$RDI_DATADIR/xsim/ip/advanced_io_wizard_phy_v1_0_0 -ats_switch_v1_0_2=$RDI_DATADIR/xsim/ip/ats_switch_v1_0_2 -interrupt_control_v3_1_4=$RDI_DATADIR/xsim/ip/interrupt_control_v3_1_4 -axi_dbg_hub=$RDI_DATADIR/xsim/ip/axi_dbg_hub -cpri_v8_10_3=$RDI_DATADIR/xsim/ip/cpri_v8_10_3 -c_mux_bus_v12_0_6=$RDI_DATADIR/xsim/ip/c_mux_bus_v12_0_6 -v_hdmi_rx_v2_0_0=$RDI_DATADIR/xsim/ip/v_hdmi_rx_v2_0_0 -stm_v1_0=$RDI_DATADIR/xsim/ip/stm_v1_0 -rld3_pl_v1_0_1=$RDI_DATADIR/xsim/ip/rld3_pl_v1_0_1 -ltlib_v1_0_0=$RDI_DATADIR/xsim/ip/ltlib_v1_0_0 -lut_buffer_v2_0_0=$RDI_DATADIR/xsim/ip/lut_buffer_v2_0_0 -axi_epc_v2_0_22=$RDI_DATADIR/xsim/ip/axi_epc_v2_0_22 -g709_rs_encoder_v2_2_6=$RDI_DATADIR/xsim/ip/g709_rs_encoder_v2_2_6 -blk_mem_gen_v8_3_6=$RDI_DATADIR/xsim/ip/blk_mem_gen_v8_3_6 -tmr_sem_v1_0_9=$RDI_DATADIR/xsim/ip/tmr_sem_v1_0_9 -fifo_generator_v13_0_6=$RDI_DATADIR/xsim/ip/fifo_generator_v13_0_6 -axi_vdma_v6_3_7=$RDI_DATADIR/xsim/ip/axi_vdma_v6_3_7 -axis_data_fifo_v1_1_20=$RDI_DATADIR/xsim/ip/axis_data_fifo_v1_1_20 -xilinx_vip=$RDI_DATADIR/xsim/ip/xilinx_vip -axi_ethernet_buffer_v2_0_20=$RDI_DATADIR/xsim/ip/axi_ethernet_buffer_v2_0_20 -rs_encoder_v9_0_15=$RDI_DATADIR/xsim/ip/rs_encoder_v9_0_15 -axi_infrastructure_v1_1_0=$RDI_DATADIR/xsim/ip/axi_infrastructure_v1_1_0 -ta_dma_v1_0_3=$RDI_DATADIR/xsim/ip/ta_dma_v1_0_3 -tcc_encoder_3gpp_v5_0_15=$RDI_DATADIR/xsim/ip/tcc_encoder_3gpp_v5_0_15 -axi_perf_mon_v5_0_21=$RDI_DATADIR/xsim/ip/axi_perf_mon_v5_0_21 -noc_sc_v1_0_0=$RDI_DATADIR/xsim/ip/noc_sc_v1_0_0 -sim_xdma_cpp_v1=$RDI_DATADIR/xsim/ip/sim_xdma_cpp_v1 -lib_cdc_v1_0_2=$RDI_DATADIR/xsim/ip/lib_cdc_v1_0_2 -v_csc_v1_0_13=$RDI_DATADIR/xsim/ip/v_csc_v1_0_13 -shell_utils_msp432_bsl_crc_gen_v1_0_0=$RDI_DATADIR/xsim/ip/shell_utils_msp432_bsl_crc_gen_v1_0_0 -lte_fft_v2_0_18=$RDI_DATADIR/xsim/ip/lte_fft_v2_0_18 -gtwizard_ultrascale_v1_6_11=$RDI_DATADIR/xsim/ip/gtwizard_ultrascale_v1_6_11 -amm_axi_bridge_v1_0_5=$RDI_DATADIR/xsim/ip/amm_axi_bridge_v1_0_5 -mii_to_rmii_v2_0_21=$RDI_DATADIR/xsim/ip/mii_to_rmii_v2_0_21 -videoaxi4s_bridge_v1_0_5=$RDI_DATADIR/xsim/ip/videoaxi4s_bridge_v1_0_5 -audio_clock_recovery_v1_0=$RDI_DATADIR/xsim/ip/audio_clock_recovery_v1_0 -cmac_v2_4_1=$RDI_DATADIR/xsim/ip/cmac_v2_4_1 -i2s_receiver_v1_0_3=$RDI_DATADIR/xsim/ip/i2s_receiver_v1_0_3 -v_sdi_rx_vid_bridge_v2_0_0=$RDI_DATADIR/xsim/ip/v_sdi_rx_vid_bridge_v2_0_0 -v_demosaic_v1_0_5=$RDI_DATADIR/xsim/ip/v_demosaic_v1_0_5 -remote_port_c_v4=$RDI_DATADIR/xsim/ip/remote_port_c_v4 -microblaze_v9_5_4=$RDI_DATADIR/xsim/ip/microblaze_v9_5_4 -hdcp22_cipher_v1_0_3=$RDI_DATADIR/xsim/ip/hdcp22_cipher_v1_0_3 -etrnic_v1_0_3=$RDI_DATADIR/xsim/ip/etrnic_v1_0_3 -xfft_v9_1_2=$RDI_DATADIR/xsim/ip/xfft_v9_1_2 -ddr4_pl_v1_0_2=$RDI_DATADIR/xsim/ip/ddr4_pl_v1_0_2 -xbip_counter_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_counter_v3_0_6 -cmac_usplus_v2_5_3=$RDI_DATADIR/xsim/ip/cmac_usplus_v2_5_3 -jesd204c_v4_1_1=$RDI_DATADIR/xsim/ip/jesd204c_v4_1_1 -debug_tcp_server_v1=$RDI_DATADIR/xsim/ip/debug_tcp_server_v1 -axis_protocol_checker_v2_0_3=$RDI_DATADIR/xsim/ip/axis_protocol_checker_v2_0_3 -v_frmbuf_wr_v2_1_2=$RDI_DATADIR/xsim/ip/v_frmbuf_wr_v2_1_2 -v_vid_in_axi4s_v4_0_9=$RDI_DATADIR/xsim/ip/v_vid_in_axi4s_v4_0_9 -mipi_csi2_tx_ctrl_v1_0_4=$RDI_DATADIR/xsim/ip/mipi_csi2_tx_ctrl_v1_0_4 -lte_dl_channel_encoder_v3_0_15=$RDI_DATADIR/xsim/ip/lte_dl_channel_encoder_v3_0_15 -axi_protocol_converter_v2_1_19=$RDI_DATADIR/xsim/ip/axi_protocol_converter_v2_1_19 -xtlm_trace_model_v1_0=$RDI_DATADIR/xsim/ip/xtlm_trace_model_v1_0 -clk_gen_sim_v1_0_0=$RDI_DATADIR/xsim/ip/clk_gen_sim_v1_0_0 -axi_tg_sc_v1_0=$RDI_DATADIR/xsim/ip/axi_tg_sc_v1_0 -microblaze_v10_0_7=$RDI_DATADIR/xsim/ip/microblaze_v10_0_7 -cmpy_v6_0_17=$RDI_DATADIR/xsim/ip/cmpy_v6_0_17 -cmac_v2_3_5=$RDI_DATADIR/xsim/ip/cmac_v2_3_5 -ieee802d3_400g_rs_fec_v1_0_7=$RDI_DATADIR/xsim/ip/ieee802d3_400g_rs_fec_v1_0_7 -xxv_ethernet_v2_4_5=$RDI_DATADIR/xsim/ip/xxv_ethernet_v2_4_5 -axi_timebase_wdt_v3_0_11=$RDI_DATADIR/xsim/ip/axi_timebase_wdt_v3_0_11 -tcc_decoder_3gppmm_v2_0_18=$RDI_DATADIR/xsim/ip/tcc_decoder_3gppmm_v2_0_18 -v_deinterlacer_v5_0_13=$RDI_DATADIR/xsim/ip/v_deinterlacer_v5_0_13 -dft_v4_0_16=$RDI_DATADIR/xsim/ip/dft_v4_0_16 -axi_fifo_mm_s_v4_1_16=$RDI_DATADIR/xsim/ip/axi_fifo_mm_s_v4_1_16 -processing_system7_vip_v1_0_7=$RDI_DATADIR/xsim/ip/processing_system7_vip_v1_0_7 -g975_efec_i7_v2_0_18=$RDI_DATADIR/xsim/ip/g975_efec_i7_v2_0_18 -rs_decoder_v9_0_16=$RDI_DATADIR/xsim/ip/rs_decoder_v9_0_16 -c_shift_ram_v12_0_13=$RDI_DATADIR/xsim/ip/c_shift_ram_v12_0_13 -displayport_v7_0_11=$RDI_DATADIR/xsim/ip/displayport_v7_0_11 -v_hdmi_rx_v3_0_0=$RDI_DATADIR/xsim/ip/v_hdmi_rx_v3_0_0 -v_deinterlacer_v4_0_12=$RDI_DATADIR/xsim/ip/v_deinterlacer_v4_0_12 -sem_v4_1_12=$RDI_DATADIR/xsim/ip/sem_v4_1_12 -xaui_v12_3_6=$RDI_DATADIR/xsim/ip/xaui_v12_3_6 -ten_gig_eth_mac_v15_1_7=$RDI_DATADIR/xsim/ip/ten_gig_eth_mac_v15_1_7 -oddr_v1_0_0=$RDI_DATADIR/xsim/ip/oddr_v1_0_0 -c_addsub_v12_0_13=$RDI_DATADIR/xsim/ip/c_addsub_v12_0_13 -v_ccm_v6_0_15=$RDI_DATADIR/xsim/ip/v_ccm_v6_0_15 -zynq_ultra_ps_e_vip_v1_0_5=$RDI_DATADIR/xsim/ip/zynq_ultra_ps_e_vip_v1_0_5 -cic_compiler_v4_0_14=$RDI_DATADIR/xsim/ip/cic_compiler_v4_0_14 -c_mux_bit_v12_0_6=$RDI_DATADIR/xsim/ip/c_mux_bit_v12_0_6 -axi_memory_init_v1_0_0=$RDI_DATADIR/xsim/ip/axi_memory_init_v1_0_0 -pr_decoupler_v1_0_7=$RDI_DATADIR/xsim/ip/pr_decoupler_v1_0_7 -timer_sync_1588_v1_2_4=$RDI_DATADIR/xsim/ip/timer_sync_1588_v1_2_4 -lte_pucch_receiver_v2_0_16=$RDI_DATADIR/xsim/ip/lte_pucch_receiver_v2_0_16 -zynq_ultra_ps_e_v3_2_3=$RDI_DATADIR/xsim/ip/zynq_ultra_ps_e_v3_2_3 -v_gamma_lut_v1_0_5=$RDI_DATADIR/xsim/ip/v_gamma_lut_v1_0_5 -bs_switch_v1_0_0=$RDI_DATADIR/xsim/ip/bs_switch_v1_0_0 -pcie_jtag_v1_0_0=$RDI_DATADIR/xsim/ip/pcie_jtag_v1_0_0 -tcc_encoder_3gpplte_v4_0_15=$RDI_DATADIR/xsim/ip/tcc_encoder_3gpplte_v4_0_15 -polar_v1_0_3=$RDI_DATADIR/xsim/ip/polar_v1_0_3 -rxaui_v4_4_6=$RDI_DATADIR/xsim/ip/rxaui_v4_4_6 -xbip_bram18k_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_bram18k_v3_0_6 -v_gamma_v7_0_15=$RDI_DATADIR/xsim/ip/v_gamma_v7_0_15 -ernic_v1_0_1=$RDI_DATADIR/xsim/ip/ernic_v1_0_1 -high_speed_selectio_wiz_v3_2_3=$RDI_DATADIR/xsim/ip/high_speed_selectio_wiz_v3_2_3 -mailbox_v2_1_11=$RDI_DATADIR/xsim/ip/mailbox_v2_1_11 -video_frame_crc_v1_0_1=$RDI_DATADIR/xsim/ip/video_frame_crc_v1_0_1 -axi_sg_v4_1_12=$RDI_DATADIR/xsim/ip/axi_sg_v4_1_12 -ddr4_pl_phy_v1_0_0=$RDI_DATADIR/xsim/ip/ddr4_pl_phy_v1_0_0 -lmb_bram_if_cntlr_v4_0_16=$RDI_DATADIR/xsim/ip/lmb_bram_if_cntlr_v4_0_16 -l_ethernet_v2_4_3=$RDI_DATADIR/xsim/ip/l_ethernet_v2_4_3 -dft_v4_1_1=$RDI_DATADIR/xsim/ip/dft_v4_1_1 -rld3_pl_phy_v1_0_0=$RDI_DATADIR/xsim/ip/rld3_pl_phy_v1_0_0 -axi_utils_v2_0_6=$RDI_DATADIR/xsim/ip/axi_utils_v2_0_6 -v_smpte_uhdsdi_rx_v1_0_0=$RDI_DATADIR/xsim/ip/v_smpte_uhdsdi_rx_v1_0_0 -stm_v1_0_0=$RDI_DATADIR/xsim/ip/stm_v1_0_0 -lmb_bram_if_cntlr_v4_0=$RDI_DATADIR/xsim/ip/lmb_bram_if_cntlr_v4_0 -uhdsdi_gt_v1_0_3=$RDI_DATADIR/xsim/ip/uhdsdi_gt_v1_0_3 -pc_cfr_v6_1_4=$RDI_DATADIR/xsim/ip/pc_cfr_v6_1_4 -lmb_v10_v3_0_9=$RDI_DATADIR/xsim/ip/lmb_v10_v3_0_9 -axis_interconnect_v1_1_17=$RDI_DATADIR/xsim/ip/axis_interconnect_v1_1_17 -cordic_v6_0_15=$RDI_DATADIR/xsim/ip/cordic_v6_0_15 -axis_register_slice_v1_1_19=$RDI_DATADIR/xsim/ip/axis_register_slice_v1_1_19 -axis_switch_v1_1_19=$RDI_DATADIR/xsim/ip/axis_switch_v1_1_19 -axi_interconnect_v1_7_16=$RDI_DATADIR/xsim/ip/axi_interconnect_v1_7_16 -mult_gen_v12_0_15=$RDI_DATADIR/xsim/ip/mult_gen_v12_0_15 -spdif_v2_0_21=$RDI_DATADIR/xsim/ip/spdif_v2_0_21 -v_hscaler_v1_0_13=$RDI_DATADIR/xsim/ip/v_hscaler_v1_0_13 -ethernet_1_10_25g_v2_3_3=$RDI_DATADIR/xsim/ip/ethernet_1_10_25g_v2_3_3 -xbip_pipe_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_pipe_v3_0_6 -axi_quad_spi_v3_2_18=$RDI_DATADIR/xsim/ip/axi_quad_spi_v3_2_18 -axi_bram_ctrl_v4_1_1=$RDI_DATADIR/xsim/ip/axi_bram_ctrl_v4_1_1 -axi_lite_ipif_v3_0_4=$RDI_DATADIR/xsim/ip/axi_lite_ipif_v3_0_4 -axi_protocol_checker_v2_0_5=$RDI_DATADIR/xsim/ip/axi_protocol_checker_v2_0_5 -axi_lite_ipif_v3_0=$RDI_DATADIR/xsim/ip/axi_lite_ipif_v3_0 -mipi_dsi_tx_ctrl_v1_0_7=$RDI_DATADIR/xsim/ip/mipi_dsi_tx_ctrl_v1_0_7 -ieee802d3_25g_rs_fec_v1_0_13=$RDI_DATADIR/xsim/ip/ieee802d3_25g_rs_fec_v1_0_13 -aie_xtlm_v1_0_0=$RDI_DATADIR/xsim/ip/aie_xtlm_v1_0_0 -xtlm=$RDI_DATADIR/xsim/ip/xtlm -iomodule_v3_0=$RDI_DATADIR/xsim/ip/iomodule_v3_0 -ieee802d3_clause74_fec_v1_0_4=$RDI_DATADIR/xsim/ip/ieee802d3_clause74_fec_v1_0_4 -xlconcat_v2_1_3=$RDI_DATADIR/xsim/ip/xlconcat_v2_1_3 -perf_axi_tg_v1_0_8=$RDI_DATADIR/xsim/ip/perf_axi_tg_v1_0_8 -axi_crossbar_v2_1_20=$RDI_DATADIR/xsim/ip/axi_crossbar_v2_1_20 -tsn_endpoint_ethernet_mac_block_v1_0_4=$RDI_DATADIR/xsim/ip/tsn_endpoint_ethernet_mac_block_v1_0_4 -v_ycrcb2rgb_v7_1_13=$RDI_DATADIR/xsim/ip/v_ycrcb2rgb_v7_1_13 -xhmc_v1_0_9=$RDI_DATADIR/xsim/ip/xhmc_v1_0_9 -dp_videoaxi4s_bridge_v1_0_0=$RDI_DATADIR/xsim/ip/dp_videoaxi4s_bridge_v1_0_0 -lte_ul_channel_decoder_v4_0_16=$RDI_DATADIR/xsim/ip/lte_ul_channel_decoder_v4_0_16 -soft_ecc_proxy_v1_0_0=$RDI_DATADIR/xsim/ip/soft_ecc_proxy_v1_0_0 -pr_bitstream_monitor_v1_0_1=$RDI_DATADIR/xsim/ip/pr_bitstream_monitor_v1_0_1 -sync_ip=$RDI_DATADIR/xsim/ip/sync_ip -v_frmbuf_rd_v2_1_2=$RDI_DATADIR/xsim/ip/v_frmbuf_rd_v2_1_2 -c_compare_v12_0_6=$RDI_DATADIR/xsim/ip/c_compare_v12_0_6 -cmac_usplus_v2_6_2=$RDI_DATADIR/xsim/ip/cmac_usplus_v2_6_2 -axi_mcdma_v1_0_5=$RDI_DATADIR/xsim/ip/axi_mcdma_v1_0_5 -c_gate_bit_v12_0_6=$RDI_DATADIR/xsim/ip/c_gate_bit_v12_0_6 -g709_fec_v2_4_1=$RDI_DATADIR/xsim/ip/g709_fec_v2_4_1 -lut_buffer_v1_0_0=$RDI_DATADIR/xsim/ip/lut_buffer_v1_0_0 -ai_pl=$RDI_DATADIR/xsim/ip/ai_pl -fifo_generator_v13_1_4=$RDI_DATADIR/xsim/ip/fifo_generator_v13_1_4 -v_uhdsdi_audio_v1_1_0=$RDI_DATADIR/xsim/ip/v_uhdsdi_audio_v1_1_0 -l_ethernet_v2_3_5=$RDI_DATADIR/xsim/ip/l_ethernet_v2_3_5 -microblaze_mcs_v2_3_6=$RDI_DATADIR/xsim/ip/microblaze_mcs_v2_3_6 -v_uhdsdi_audio_v2_0_1=$RDI_DATADIR/xsim/ip/v_uhdsdi_audio_v2_0_1 -ldpc_v2_0_3=$RDI_DATADIR/xsim/ip/ldpc_v2_0_3 -xbip_dsp48_mult_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_mult_v3_0_6 -xpm=$RDI_DATADIR/xsim/ip/xpm -srio_gen2_v4_1_6=$RDI_DATADIR/xsim/ip/srio_gen2_v4_1_6 -g975_efec_i4_v1_0_17=$RDI_DATADIR/xsim/ip/g975_efec_i4_v1_0_17 -noc_na_v1_0_0=$RDI_DATADIR/xsim/ip/noc_na_v1_0_0 -roe_framer_v2_0_1=$RDI_DATADIR/xsim/ip/roe_framer_v2_0_1 -xbip_utils_v3_0_10=$RDI_DATADIR/xsim/ip/xbip_utils_v3_0_10 -generic_baseblocks_v2_1_0=$RDI_DATADIR/xsim/ip/generic_baseblocks_v2_1_0 -ten_gig_eth_pcs_pma_v6_0_15=$RDI_DATADIR/xsim/ip/ten_gig_eth_pcs_pma_v6_0_15 -can_v5_0_22=$RDI_DATADIR/xsim/ip/can_v5_0_22 -av_pat_gen_v1_0_0=$RDI_DATADIR/xsim/ip/av_pat_gen_v1_0_0 -fec_5g_common_v1_1_1=$RDI_DATADIR/xsim/ip/fec_5g_common_v1_1_1 -lmb_v10_v3_0=$RDI_DATADIR/xsim/ip/lmb_v10_v3_0 -axis_dwidth_converter_v1_1_18=$RDI_DATADIR/xsim/ip/axis_dwidth_converter_v1_1_18 -lte_rach_detector_v3_1_5=$RDI_DATADIR/xsim/ip/lte_rach_detector_v3_1_5 -xxv_ethernet_v3_0_3=$RDI_DATADIR/xsim/ip/xxv_ethernet_v3_0_3 -axi_iic_v2_0_22=$RDI_DATADIR/xsim/ip/axi_iic_v2_0_22 -axi_pcie_v2_9_1=$RDI_DATADIR/xsim/ip/axi_pcie_v2_9_1 -util_reduced_logic_v2_0_4=$RDI_DATADIR/xsim/ip/util_reduced_logic_v2_0_4 -sim_trig_top_v1_0=$RDI_DATADIR/xsim/ip/sim_trig_top_v1_0 -v_smpte_uhdsdi_tx_v1_0_0=$RDI_DATADIR/xsim/ip/v_smpte_uhdsdi_tx_v1_0_0 -v_tpg_v7_0_13=$RDI_DATADIR/xsim/ip/v_tpg_v7_0_13 -sd_fec_v1_1_3=$RDI_DATADIR/xsim/ip/sd_fec_v1_1_3 -xbip_dsp48_multadd_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_multadd_v3_0_6 -lib_srl_fifo_v1_0_2=$RDI_DATADIR/xsim/ip/lib_srl_fifo_v1_0_2 -v_multi_scaler_v1_0_1=$RDI_DATADIR/xsim/ip/v_multi_scaler_v1_0_1 -axis_infrastructure_v1_1_0=$RDI_DATADIR/xsim/ip/axis_infrastructure_v1_1_0 -advanced_io_wizard_v1_0_0=$RDI_DATADIR/xsim/ip/advanced_io_wizard_v1_0_0 -mipi_csi2_rx_ctrl_v1_0_8=$RDI_DATADIR/xsim/ip/mipi_csi2_rx_ctrl_v1_0_8 -axi_pcie3_v3_0_9=$RDI_DATADIR/xsim/ip/axi_pcie3_v3_0_9 -axi_vfifo_ctrl_v2_0_21=$RDI_DATADIR/xsim/ip/axi_vfifo_ctrl_v2_0_21 -xsdbm_v2_0_0=$RDI_DATADIR/xsim/ip/xsdbm_v2_0_0 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/README.txt deleted file mode 100644 index f3d66c82..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/README.txt +++ /dev/null @@ -1,83 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required -# to simulate the design for a simulator, the directory structure -# and the generated exported files. -# -################################################################################ - -1. Simulate Design - -To simulate design, cd to the simulator directory and execute the script. - -For example:- - -% cd questa -% ./top.sh - -The export simulation flow requires the Xilinx pre-compiled simulation library -components for the target simulator. These components are referred using the -'-lib_map_path' switch. If this switch is specified, then the export simulation -will automatically set this library path in the generated script and update, -copy the simulator setup file(s) in the exported directory. - -If '-lib_map_path' is not specified, then the pre-compiled simulation library -information will not be included in the exported scripts and that may cause -simulation errors when running this script. Alternatively, you can provide the -library information using this switch while executing the generated script. - -For example:- - -% ./top.sh -lib_map_path /design/questa/clibs - -Please refer to the generated script header 'Prerequisite' section for more details. - -2. Directory Structure - -By default, if the -directory switch is not specified, export_simulation will -create the following directory structure:- - -/export_sim/ - -For example, if the current working directory is /tmp/test, export_simulation -will create the following directory path:- - -/tmp/test/export_sim/questa - -If -directory switch is specified, export_simulation will create a simulator -sub-directory under the specified directory path. - -For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim' -command will create the following directory:- - -/tmp/test/my_test_area/func_sim/questa - -By default, if -simulator is not specified, export_simulation will create a -simulator sub-directory for each simulator and export the files for each simulator -in this sub-directory respectively. - -IMPORTANT: Please note that the simulation library path must be specified manually -in the generated script for the respective simulator. Please refer to the generated -script header 'Prerequisite' section for more details. - -3. Exported script and files - -Export simulation will create the driver shell script, setup files and copy the -design sources in the output directory path. - -By default, when the -script_name switch is not specified, export_simulation will -create the following script name:- - -.sh (Unix) -When exporting the files for an IP using the -of_objects switch, export_simulation -will create the following script name:- - -.sh (Unix) -Export simulation will create the setup files for the target simulator specified -with the -simulator switch. - -For example, if the target simulator is "ies", export_simulation will create the -'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib' -file. - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/README.txt deleted file mode 100644 index 9e224e68..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 17:32:07 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_tx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_tx.sh' script. - -./selectio_lvds_tx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_tx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_tx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/compile.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/compile.do deleted file mode 100644 index 90297657..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/compile.do +++ /dev/null @@ -1,23 +0,0 @@ -vlib work -vlib activehdl - -vlib activehdl/xil_defaultlib -vlib activehdl/xpm - -vmap xil_defaultlib activehdl/xil_defaultlib -vmap xpm activehdl/xpm - -vlog -work xil_defaultlib -sv2k12 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ - -vcom -work xpm -93 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ - -vlog -work xil_defaultlib -v2k5 \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx.v" \ - -vlog -work xil_defaultlib \ -"glbl.v" - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/file_info.txt deleted file mode 100644 index eddbf85c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_tx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v, -selectio_lvds_tx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/selectio_lvds_tx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/selectio_lvds_tx.sh deleted file mode 100644 index 85b5cc3a..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/selectio_lvds_tx.sh +++ /dev/null @@ -1,153 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_tx.sh -# Simulator : Aldec Active-HDL Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 17:32:07 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_tx.sh [-help] -# usage: selectio_lvds_tx.sh [-lib_map_path] -# usage: selectio_lvds_tx.sh [-noclean_files] -# usage: selectio_lvds_tx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_tx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - - -# Script info -echo -e "selectio_lvds_tx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - source compile.do 2>&1 | tee -a compile.log - -} - -# RUN_STEP: -simulate() -{ - runvsimsa -l simulate.log -do "do {simulate.do}" -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - map_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - map_setup_file $2 - esac - - # Add any setup/initialization commands here:- - - # - -} - -# Map library.cfg file -map_setup_file() -{ - file="library.cfg" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - else - lib_map_path="D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - if [[ -e $src_file ]]; then - vmap -link $lib_map_path - fi - fi -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(compile.log elaboration.log simulate.log dataset.asdb work activehdl) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_tx.sh [-help]\n\ -Usage: selectio_lvds_tx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_tx.sh [-reset_run]\n\ -Usage: selectio_lvds_tx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/selectio_lvds_tx.udo b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/selectio_lvds_tx.udo deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/simulate.do deleted file mode 100644 index 934173ec..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/simulate.do +++ /dev/null @@ -1,17 +0,0 @@ -onbreak {quit -force} -onerror {quit -force} - -asim -t 1ps +access +r +m+selectio_lvds_tx -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip -O5 xil_defaultlib.selectio_lvds_tx xil_defaultlib.glbl - -do {wave.do} - -view wave -view structure - -do {selectio_lvds_tx.udo} - -run -all - -endsim - -quit -force diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/wave.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/wave.do deleted file mode 100644 index 70157b0c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/activehdl/wave.do +++ /dev/null @@ -1,2 +0,0 @@ -add wave * -add wave /glbl/GSR diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/README.txt deleted file mode 100644 index 03fedd1b..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/README.txt +++ /dev/null @@ -1,48 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 17:32:07 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_tx.sh - -This command will launch the 'execute' function for the single-step flow. This -function is called from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_tx.sh' script. - -./selectio_lvds_tx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_tx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_tx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/file_info.txt deleted file mode 100644 index eddbf85c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_tx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v, -selectio_lvds_tx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/run.f b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/run.f deleted file mode 100644 index de95176a..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/run.f +++ /dev/null @@ -1,15 +0,0 @@ --makelib ies_lib/xil_defaultlib -sv \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ --endlib --makelib ies_lib/xpm \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ --endlib --makelib ies_lib/xil_defaultlib \ - "../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v" \ - "../../../ip/selectio_lvds_tx/selectio_lvds_tx.v" \ --endlib --makelib ies_lib/xil_defaultlib \ - glbl.v --endlib - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/selectio_lvds_tx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/selectio_lvds_tx.sh deleted file mode 100644 index 4188c992..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/ies/selectio_lvds_tx.sh +++ /dev/null @@ -1,175 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_tx.sh -# Simulator : Cadence Incisive Enterprise Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 17:32:07 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_tx.sh [-help] -# usage: selectio_lvds_tx.sh [-lib_map_path] -# usage: selectio_lvds_tx.sh [-noclean_files] -# usage: selectio_lvds_tx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_tx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - -# Directory path for design sources and include directories (if any) wrt this path -ref_dir="." - -# Override directory with 'export_sim_ref_dir' env path value if set in the shell -if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then - ref_dir="$export_sim_ref_dir" -fi - -# Set the compiled library directory -ref_lib_dir="." - -# Command line options -irun_opts="-64bit -v93 -relax -access +rwc -namemap_mixgen" - -# Design libraries -design_libs=(xil_defaultlib xpm) - -# Simulation root library directory -sim_lib_dir="ies_lib" - -# Script info -echo -e "selectio_lvds_tx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - execute -} - -# RUN_STEP: -execute() -{ - irun $irun_opts \ - -reflib "$ref_lib_dir/unisim:unisim" \ - -reflib "$ref_lib_dir/unisims_ver:unisims_ver" \ - -reflib "$ref_lib_dir/secureip:secureip" \ - -reflib "$ref_lib_dir/unimacro:unimacro" \ - -reflib "$ref_lib_dir/unimacro_ver:unimacro_ver" \ - -top xil_defaultlib.selectio_lvds_tx \ - -f run.f \ - -top glbl \ - glbl.v -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - else - ref_lib_dir=$2 - fi - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Create design library directory paths -create_lib_dir() -{ - if [[ -e $sim_lib_dir ]]; then - rm -rf $sim_lib_dir - fi - - for (( i=0; i<${#design_libs[*]}; i++ )); do - lib="${design_libs[i]}" - lib_dir="$sim_lib_dir/$lib" - if [[ ! -e $lib_dir ]]; then - mkdir -p $lib_dir - fi - done -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(ncsim.key irun.key irun.log waves.shm irun.history .simvision INCA_libs) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_tx.sh [-help]\n\ -Usage: selectio_lvds_tx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_tx.sh [-reset_run]\n\ -Usage: selectio_lvds_tx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/README.txt deleted file mode 100644 index 9e224e68..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 17:32:07 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_tx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_tx.sh' script. - -./selectio_lvds_tx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_tx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_tx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/compile.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/compile.do deleted file mode 100644 index 9905d936..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/compile.do +++ /dev/null @@ -1,15 +0,0 @@ -vlib modelsim_lib/work -vlib modelsim_lib/msim - -vlib modelsim_lib/msim/xil_defaultlib - -vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib - -vlog -work xil_defaultlib -64 -incr \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx.v" \ - - -vlog -work xil_defaultlib \ -"glbl.v" - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/file_info.txt deleted file mode 100644 index 3f418daf..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/file_info.txt +++ /dev/null @@ -1,3 +0,0 @@ -selectio_lvds_tx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v, -selectio_lvds_tx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/modelsim.ini b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/modelsim.ini deleted file mode 100644 index 04a43f2c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/modelsim.ini +++ /dev/null @@ -1,2590 +0,0 @@ -; vsim modelsim.ini file -[Version] -INIVersion = "2020.4" - -; Copyright 1991-2020 Mentor Graphics Corporation -; -; All Rights Reserved. -; -; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF -; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS. -; - -[Library] -others = $MODEL_TECH/../modelsim.ini -; -; VITAL concerns: -; -; The library ieee contains (among other packages) the packages of the -; VITAL 2000 standard. When a design uses VITAL 2000 exclusively, it should use -; the physical library ieee (recommended), or use the physical library -; vital2000, but not both. The design can use logical library ieee and/or -; vital2000 as long as each of these maps to the same physical library, either -; ieee or vital2000. -; -; A design using the 1995 version of the VITAL packages, whether or not -; it also uses the 2000 version of the VITAL packages, must have logical library -; name ieee mapped to physical library vital1995. (A design cannot use library -; vital1995 directly because some packages in this library use logical name ieee -; when referring to the other packages in the library.) The design source -; should use logical name ieee when referring to any packages there except the -; VITAL 2000 packages. Any VITAL 2000 present in the design must use logical -; name vital2000 (mapped to physical library vital2000) to refer to those -; packages. -; ieee = $MODEL_TECH/../vital1995 -; -; For compatiblity with previous releases, logical library name vital2000 maps -; to library vital2000 (a different library than library ieee, containing the -; same packages). -; A design should not reference VITAL from both the ieee library and the -; vital2000 library because the vital packages are effectively different. -; A design that references both the ieee and vital2000 libraries must have -; both logical names ieee and vital2000 mapped to the same library, either of -; these: -; $MODEL_TECH/../ieee -; $MODEL_TECH/../vital2000 -; - -; added mapping for ADMS - -;vhdl_psl_checkers = $MODEL_TECH/../vhdl_psl_checkers // Source files only for this release -;verilog_psl_checkers = $MODEL_TECH/../verilog_psl_checkers // Source files only for this release -;mvc_lib = $MODEL_TECH/../mvc_lib - -; Automatically perform logical->physical mapping for physical libraries that -; appear in -L/-Lf options with filesystem path delimiters (e.g. '.' or '/'). -; The tail of the filesystem path name is chosen as the logical library name. -; For example, in the command "vopt -L ./path/to/lib1 -o opttop top", -; vopt automatically performs the mapping "lib1 -> ./path/to/lib1". -; See the User Manual for more details. -; -; AutoLibMapping = 0 - -secureip = C:/Mentor/CompLib/2019.1.3/secureip -unisim = C:/Mentor/CompLib/2019.1.3/unisim -unimacro = C:/Mentor/CompLib/2019.1.3/unimacro -unifast = C:/Mentor/CompLib/2019.1.3/unifast -unisims_ver = C:/Mentor/CompLib/2019.1.3/unisims_ver -unimacro_ver = C:/Mentor/CompLib/2019.1.3/unimacro_ver -unifast_ver = C:/Mentor/CompLib/2019.1.3/unifast_ver -simprims_ver = C:/Mentor/CompLib/2019.1.3/simprims_ver -xpm = C:/Mentor/CompLib/2019.1.3/xpm -xilinx_vip = C:/Mentor/CompLib/2019.1.3/xilinx_vip -advanced_io_wizard_phy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/advanced_io_wizard_phy_v1_0_0 -advanced_io_wizard_v1_0_0 = C:/Mentor/CompLib/2019.1.3/advanced_io_wizard_v1_0_0 -ahblite_axi_bridge_v3_0_14 = C:/Mentor/CompLib/2019.1.3/ahblite_axi_bridge_v3_0_14 -ai_noc = C:/Mentor/CompLib/2019.1.3/ai_noc -ai_pl_trig = C:/Mentor/CompLib/2019.1.3/ai_pl_trig -ai_pl = C:/Mentor/CompLib/2019.1.3/ai_pl -audio_clock_recovery_v1_0 = C:/Mentor/CompLib/2019.1.3/audio_clock_recovery_v1_0 -audio_tpg_v1_0_0 = C:/Mentor/CompLib/2019.1.3/audio_tpg_v1_0_0 -av_pat_gen_v1_0_0 = C:/Mentor/CompLib/2019.1.3/av_pat_gen_v1_0_0 -axis_infrastructure_v1_1_0 = C:/Mentor/CompLib/2019.1.3/axis_infrastructure_v1_1_0 -axis_protocol_checker_v2_0_3 = C:/Mentor/CompLib/2019.1.3/axis_protocol_checker_v2_0_3 -axi_ahblite_bridge_v3_0_16 = C:/Mentor/CompLib/2019.1.3/axi_ahblite_bridge_v3_0_16 -axi_amm_bridge_v1_0_9 = C:/Mentor/CompLib/2019.1.3/axi_amm_bridge_v1_0_9 -axi_bram_ctrl_v4_1_1 = C:/Mentor/CompLib/2019.1.3/axi_bram_ctrl_v4_1_1 -axi_chip2chip_v5_0_6 = C:/Mentor/CompLib/2019.1.3/axi_chip2chip_v5_0_6 -axi_dbg_hub = C:/Mentor/CompLib/2019.1.3/axi_dbg_hub -axi_infrastructure_v1_1_0 = C:/Mentor/CompLib/2019.1.3/axi_infrastructure_v1_1_0 -axi_jtag_v1_0_0 = C:/Mentor/CompLib/2019.1.3/axi_jtag_v1_0_0 -axi_lite_ipif_v3_0_4 = C:/Mentor/CompLib/2019.1.3/axi_lite_ipif_v3_0_4 -axi_pcie3_v3_0_9 = C:/Mentor/CompLib/2019.1.3/axi_pcie3_v3_0_9 -axi_perf_mon_v5_0_21 = C:/Mentor/CompLib/2019.1.3/axi_perf_mon_v5_0_21 -axi_pmon_v1_0_0 = C:/Mentor/CompLib/2019.1.3/axi_pmon_v1_0_0 -blk_mem_gen_v8_3_6 = C:/Mentor/CompLib/2019.1.3/blk_mem_gen_v8_3_6 -blk_mem_gen_v8_4_3 = C:/Mentor/CompLib/2019.1.3/blk_mem_gen_v8_4_3 -bsip_v1_1_0 = C:/Mentor/CompLib/2019.1.3/bsip_v1_1_0 -bs_mux_v1_0_0 = C:/Mentor/CompLib/2019.1.3/bs_mux_v1_0_0 -clk_gen_sim_v1_0_0 = C:/Mentor/CompLib/2019.1.3/clk_gen_sim_v1_0_0 -clk_vip_v1_0_2 = C:/Mentor/CompLib/2019.1.3/clk_vip_v1_0_2 -cmac_usplus_v2_4_5 = C:/Mentor/CompLib/2019.1.3/cmac_usplus_v2_4_5 -cmac_usplus_v2_5_3 = C:/Mentor/CompLib/2019.1.3/cmac_usplus_v2_5_3 -cmac_usplus_v2_6_2 = C:/Mentor/CompLib/2019.1.3/cmac_usplus_v2_6_2 -cmac_v2_3_5 = C:/Mentor/CompLib/2019.1.3/cmac_v2_3_5 -cmac_v2_4_1 = C:/Mentor/CompLib/2019.1.3/cmac_v2_4_1 -cmac_v2_5_1 = C:/Mentor/CompLib/2019.1.3/cmac_v2_5_1 -compact_gt_v1_0_5 = C:/Mentor/CompLib/2019.1.3/compact_gt_v1_0_5 -ddr4_pl_phy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/ddr4_pl_phy_v1_0_0 -ddr4_pl_v1_0_2 = C:/Mentor/CompLib/2019.1.3/ddr4_pl_v1_0_2 -dist_mem_gen_v8_0_13 = C:/Mentor/CompLib/2019.1.3/dist_mem_gen_v8_0_13 -ecc_v2_0_13 = C:/Mentor/CompLib/2019.1.3/ecc_v2_0_13 -emb_fifo_gen_v1_0_1 = C:/Mentor/CompLib/2019.1.3/emb_fifo_gen_v1_0_1 -emb_mem_gen_v1_0_1 = C:/Mentor/CompLib/2019.1.3/emb_mem_gen_v1_0_1 -emc_common_v3_0_5 = C:/Mentor/CompLib/2019.1.3/emc_common_v3_0_5 -ethernet_1_10_25g_v2_0_5 = C:/Mentor/CompLib/2019.1.3/ethernet_1_10_25g_v2_0_5 -ethernet_1_10_25g_v2_1_4 = C:/Mentor/CompLib/2019.1.3/ethernet_1_10_25g_v2_1_4 -ethernet_1_10_25g_v2_2_3 = C:/Mentor/CompLib/2019.1.3/ethernet_1_10_25g_v2_2_3 -ethernet_1_10_25g_v2_3_3 = C:/Mentor/CompLib/2019.1.3/ethernet_1_10_25g_v2_3_3 -fifo_generator_v13_0_6 = C:/Mentor/CompLib/2019.1.3/fifo_generator_v13_0_6 -fifo_generator_v13_1_4 = C:/Mentor/CompLib/2019.1.3/fifo_generator_v13_1_4 -fifo_generator_v13_2_4 = C:/Mentor/CompLib/2019.1.3/fifo_generator_v13_2_4 -fit_timer_v2_0_10 = C:/Mentor/CompLib/2019.1.3/fit_timer_v2_0_10 -generic_baseblocks_v2_1_0 = C:/Mentor/CompLib/2019.1.3/generic_baseblocks_v2_1_0 -gigantic_mux = C:/Mentor/CompLib/2019.1.3/gigantic_mux -gig_ethernet_pcs_pma_v16_1_6 = C:/Mentor/CompLib/2019.1.3/gig_ethernet_pcs_pma_v16_1_6 -gmii_to_rgmii_v4_0_7 = C:/Mentor/CompLib/2019.1.3/gmii_to_rgmii_v4_0_7 -gtwizard_ultrascale_v1_5_4 = C:/Mentor/CompLib/2019.1.3/gtwizard_ultrascale_v1_5_4 -gtwizard_ultrascale_v1_6_11 = C:/Mentor/CompLib/2019.1.3/gtwizard_ultrascale_v1_6_11 -gtwizard_ultrascale_v1_7_6 = C:/Mentor/CompLib/2019.1.3/gtwizard_ultrascale_v1_7_6 -hbm_v1_0_4 = C:/Mentor/CompLib/2019.1.3/hbm_v1_0_4 -hdcp22_cipher_dp_v1_0_0 = C:/Mentor/CompLib/2019.1.3/hdcp22_cipher_dp_v1_0_0 -hdcp22_cipher_v1_0_3 = C:/Mentor/CompLib/2019.1.3/hdcp22_cipher_v1_0_3 -hdcp22_rng_v1_0_1 = C:/Mentor/CompLib/2019.1.3/hdcp22_rng_v1_0_1 -hdcp_keymngmt_blk_v1_0_0 = C:/Mentor/CompLib/2019.1.3/hdcp_keymngmt_blk_v1_0_0 -hdcp_v1_0_3 = C:/Mentor/CompLib/2019.1.3/hdcp_v1_0_3 -hdmi_gt_controller_v1_0_0 = C:/Mentor/CompLib/2019.1.3/hdmi_gt_controller_v1_0_0 -high_speed_selectio_wiz_v3_2_3 = C:/Mentor/CompLib/2019.1.3/high_speed_selectio_wiz_v3_2_3 -high_speed_selectio_wiz_v3_3_1 = C:/Mentor/CompLib/2019.1.3/high_speed_selectio_wiz_v3_3_1 -high_speed_selectio_wiz_v3_4_1 = C:/Mentor/CompLib/2019.1.3/high_speed_selectio_wiz_v3_4_1 -high_speed_selectio_wiz_v3_5_1 = C:/Mentor/CompLib/2019.1.3/high_speed_selectio_wiz_v3_5_1 -i2s_receiver_v1_0_3 = C:/Mentor/CompLib/2019.1.3/i2s_receiver_v1_0_3 -i2s_transmitter_v1_0_3 = C:/Mentor/CompLib/2019.1.3/i2s_transmitter_v1_0_3 -ibert_lib_v1_0_6 = C:/Mentor/CompLib/2019.1.3/ibert_lib_v1_0_6 -ieee802d3_clause74_fec_v1_0_4 = C:/Mentor/CompLib/2019.1.3/ieee802d3_clause74_fec_v1_0_4 -interlaken_v2_4_3 = C:/Mentor/CompLib/2019.1.3/interlaken_v2_4_3 -in_system_ibert_v1_0_9 = C:/Mentor/CompLib/2019.1.3/in_system_ibert_v1_0_9 -iomodule_v3_1_4 = C:/Mentor/CompLib/2019.1.3/iomodule_v3_1_4 -jesd204c_v4_1_1 = C:/Mentor/CompLib/2019.1.3/jesd204c_v4_1_1 -jesd204_v7_2_6 = C:/Mentor/CompLib/2019.1.3/jesd204_v7_2_6 -jtag_axi = C:/Mentor/CompLib/2019.1.3/jtag_axi -lib_cdc_v1_0_2 = C:/Mentor/CompLib/2019.1.3/lib_cdc_v1_0_2 -lib_pkg_v1_0_2 = C:/Mentor/CompLib/2019.1.3/lib_pkg_v1_0_2 -lmb_bram_if_cntlr_v4_0_16 = C:/Mentor/CompLib/2019.1.3/lmb_bram_if_cntlr_v4_0_16 -lmb_v10_v3_0_9 = C:/Mentor/CompLib/2019.1.3/lmb_v10_v3_0_9 -ltlib_v1_0_0 = C:/Mentor/CompLib/2019.1.3/ltlib_v1_0_0 -lut_buffer_v1_0_0 = C:/Mentor/CompLib/2019.1.3/lut_buffer_v1_0_0 -lut_buffer_v2_0_0 = C:/Mentor/CompLib/2019.1.3/lut_buffer_v2_0_0 -l_ethernet_v2_3_5 = C:/Mentor/CompLib/2019.1.3/l_ethernet_v2_3_5 -l_ethernet_v2_4_3 = C:/Mentor/CompLib/2019.1.3/l_ethernet_v2_4_3 -l_ethernet_v2_5_2 = C:/Mentor/CompLib/2019.1.3/l_ethernet_v2_5_2 -mammoth_transcode_v1_0_0 = C:/Mentor/CompLib/2019.1.3/mammoth_transcode_v1_0_0 -microblaze_v10_0_7 = C:/Mentor/CompLib/2019.1.3/microblaze_v10_0_7 -microblaze_v11_0_1 = C:/Mentor/CompLib/2019.1.3/microblaze_v11_0_1 -microblaze_v9_5_4 = C:/Mentor/CompLib/2019.1.3/microblaze_v9_5_4 -mii_to_rmii_v2_0_21 = C:/Mentor/CompLib/2019.1.3/mii_to_rmii_v2_0_21 -mipi_csi2_rx_ctrl_v1_0_8 = C:/Mentor/CompLib/2019.1.3/mipi_csi2_rx_ctrl_v1_0_8 -mipi_csi2_tx_ctrl_v1_0_4 = C:/Mentor/CompLib/2019.1.3/mipi_csi2_tx_ctrl_v1_0_4 -mipi_dphy_v4_1_4 = C:/Mentor/CompLib/2019.1.3/mipi_dphy_v4_1_4 -mipi_dsi_tx_ctrl_v1_0_7 = C:/Mentor/CompLib/2019.1.3/mipi_dsi_tx_ctrl_v1_0_7 -mrmac_v1_0_0 = C:/Mentor/CompLib/2019.1.3/mrmac_v1_0_0 -multi_channel_25g_rs_fec_v1_0_5 = C:/Mentor/CompLib/2019.1.3/multi_channel_25g_rs_fec_v1_0_5 -mutex_v2_1_10 = C:/Mentor/CompLib/2019.1.3/mutex_v2_1_10 -axi_tg_lib = C:/Mentor/CompLib/2019.1.3/axi_tg_lib -noc_na_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_na_v1_0_0 -noc_nidb_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_nidb_v1_0_0 -noc_nmu_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_nmu_v1_0_0 -noc_nps_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_nps_v1_0_0 -nvmeha_v1_0_0 = C:/Mentor/CompLib/2019.1.3/nvmeha_v1_0_0 -oddr_v1_0_0 = C:/Mentor/CompLib/2019.1.3/oddr_v1_0_0 -pci32_v5_0_12 = C:/Mentor/CompLib/2019.1.3/pci32_v5_0_12 -pci64_v5_0_11 = C:/Mentor/CompLib/2019.1.3/pci64_v5_0_11 -pcie_jtag_v1_0_0 = C:/Mentor/CompLib/2019.1.3/pcie_jtag_v1_0_0 -pc_cfr_v6_0_8 = C:/Mentor/CompLib/2019.1.3/pc_cfr_v6_0_8 -pc_cfr_v6_1_4 = C:/Mentor/CompLib/2019.1.3/pc_cfr_v6_1_4 -pc_cfr_v6_2_2 = C:/Mentor/CompLib/2019.1.3/pc_cfr_v6_2_2 -pc_cfr_v6_3_0 = C:/Mentor/CompLib/2019.1.3/pc_cfr_v6_3_0 -picxo = C:/Mentor/CompLib/2019.1.3/picxo -qdma_v3_0_2 = C:/Mentor/CompLib/2019.1.3/qdma_v3_0_2 -rama_v1_1_2_lib = C:/Mentor/CompLib/2019.1.3/rama_v1_1_2_lib -rld3_pl_phy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/rld3_pl_phy_v1_0_0 -rld3_pl_v1_0_1 = C:/Mentor/CompLib/2019.1.3/rld3_pl_v1_0_1 -roe_framer_v2_0_1 = C:/Mentor/CompLib/2019.1.3/roe_framer_v2_0_1 -rst_vip_v1_0_3 = C:/Mentor/CompLib/2019.1.3/rst_vip_v1_0_3 -smartconnect_v1_0 = C:/Mentor/CompLib/2019.1.3/smartconnect_v1_0 -sd_fec_v1_0_2 = C:/Mentor/CompLib/2019.1.3/sd_fec_v1_0_2 -sem_ultra_v3_1_11 = C:/Mentor/CompLib/2019.1.3/sem_ultra_v3_1_11 -sem_v4_1_12 = C:/Mentor/CompLib/2019.1.3/sem_v4_1_12 -shell_utils_msp432_bsl_crc_gen_v1_0_0 = C:/Mentor/CompLib/2019.1.3/shell_utils_msp432_bsl_crc_gen_v1_0_0 -sim_clk_gen_v1_0_2 = C:/Mentor/CompLib/2019.1.3/sim_clk_gen_v1_0_2 -sim_rst_gen_v1_0_2 = C:/Mentor/CompLib/2019.1.3/sim_rst_gen_v1_0_2 -sim_trig_top_v1_0 = C:/Mentor/CompLib/2019.1.3/sim_trig_top_v1_0 -stm_v1_0 = C:/Mentor/CompLib/2019.1.3/stm_v1_0 -stm_v1_0_0 = C:/Mentor/CompLib/2019.1.3/stm_v1_0_0 -system_cache_v4_0_6 = C:/Mentor/CompLib/2019.1.3/system_cache_v4_0_6 -ta_dma_v1_0_3 = C:/Mentor/CompLib/2019.1.3/ta_dma_v1_0_3 -tcc_decoder_3gpplte_v3_0_6 = C:/Mentor/CompLib/2019.1.3/tcc_decoder_3gpplte_v3_0_6 -ten_gig_eth_mac_v15_1_7 = C:/Mentor/CompLib/2019.1.3/ten_gig_eth_mac_v15_1_7 -ten_gig_eth_pcs_pma_v6_0_15 = C:/Mentor/CompLib/2019.1.3/ten_gig_eth_pcs_pma_v6_0_15 -timer_sync_1588_v1_2_4 = C:/Mentor/CompLib/2019.1.3/timer_sync_1588_v1_2_4 -tmr_inject_v1_0_3 = C:/Mentor/CompLib/2019.1.3/tmr_inject_v1_0_3 -tmr_manager_v1_0_4 = C:/Mentor/CompLib/2019.1.3/tmr_manager_v1_0_4 -tmr_voter_v1_0_2 = C:/Mentor/CompLib/2019.1.3/tmr_voter_v1_0_2 -tsn_endpoint_ethernet_mac_block_v1_0_4 = C:/Mentor/CompLib/2019.1.3/tsn_endpoint_ethernet_mac_block_v1_0_4 -uhdsdi_gt_v1_0_3 = C:/Mentor/CompLib/2019.1.3/uhdsdi_gt_v1_0_3 -uhdsdi_gt_v2_0_0 = C:/Mentor/CompLib/2019.1.3/uhdsdi_gt_v2_0_0 -usxgmii_v1_0_5 = C:/Mentor/CompLib/2019.1.3/usxgmii_v1_0_5 -usxgmii_v1_1_0 = C:/Mentor/CompLib/2019.1.3/usxgmii_v1_1_0 -util_idelay_ctrl_v1_0_1 = C:/Mentor/CompLib/2019.1.3/util_idelay_ctrl_v1_0_1 -util_reduced_logic_v2_0_4 = C:/Mentor/CompLib/2019.1.3/util_reduced_logic_v2_0_4 -util_vector_logic_v2_0_1 = C:/Mentor/CompLib/2019.1.3/util_vector_logic_v2_0_1 -ba317 = C:/Mentor/CompLib/2019.1.3/ba317 -vfb_v1_0_13 = C:/Mentor/CompLib/2019.1.3/vfb_v1_0_13 -video_frame_crc_v1_0_1 = C:/Mentor/CompLib/2019.1.3/video_frame_crc_v1_0_1 -vid_edid_v1_0_0 = C:/Mentor/CompLib/2019.1.3/vid_edid_v1_0_0 -vid_phy_controller_v2_1_5 = C:/Mentor/CompLib/2019.1.3/vid_phy_controller_v2_1_5 -vid_phy_controller_v2_2_3 = C:/Mentor/CompLib/2019.1.3/vid_phy_controller_v2_2_3 -v_axi4s_remap_v1_0_11 = C:/Mentor/CompLib/2019.1.3/v_axi4s_remap_v1_0_11 -v_csc_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_csc_v1_0_13 -v_deinterlacer_v4_0_12 = C:/Mentor/CompLib/2019.1.3/v_deinterlacer_v4_0_12 -v_deinterlacer_v5_0_13 = C:/Mentor/CompLib/2019.1.3/v_deinterlacer_v5_0_13 -v_demosaic_v1_0_5 = C:/Mentor/CompLib/2019.1.3/v_demosaic_v1_0_5 -v_frmbuf_rd_v2_1_2 = C:/Mentor/CompLib/2019.1.3/v_frmbuf_rd_v2_1_2 -v_frmbuf_wr_v2_1_2 = C:/Mentor/CompLib/2019.1.3/v_frmbuf_wr_v2_1_2 -v_gamma_lut_v1_0_5 = C:/Mentor/CompLib/2019.1.3/v_gamma_lut_v1_0_5 -v_hcresampler_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_hcresampler_v1_0_13 -v_hdmi_rx_v2_0_0 = C:/Mentor/CompLib/2019.1.3/v_hdmi_rx_v2_0_0 -v_hdmi_rx_v3_0_0 = C:/Mentor/CompLib/2019.1.3/v_hdmi_rx_v3_0_0 -v_hdmi_tx_v2_0_0 = C:/Mentor/CompLib/2019.1.3/v_hdmi_tx_v2_0_0 -v_hdmi_tx_v3_0_0 = C:/Mentor/CompLib/2019.1.3/v_hdmi_tx_v3_0_0 -v_hscaler_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_hscaler_v1_0_13 -v_letterbox_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_letterbox_v1_0_13 -v_mix_v3_0_3 = C:/Mentor/CompLib/2019.1.3/v_mix_v3_0_3 -v_mix_v4_0_0 = C:/Mentor/CompLib/2019.1.3/v_mix_v4_0_0 -v_multi_scaler_v1_0_1 = C:/Mentor/CompLib/2019.1.3/v_multi_scaler_v1_0_1 -v_scenechange_v1_0_1 = C:/Mentor/CompLib/2019.1.3/v_scenechange_v1_0_1 -v_sdi_rx_vid_bridge_v2_0_0 = C:/Mentor/CompLib/2019.1.3/v_sdi_rx_vid_bridge_v2_0_0 -v_smpte_sdi_v3_0_8 = C:/Mentor/CompLib/2019.1.3/v_smpte_sdi_v3_0_8 -v_smpte_uhdsdi_rx_v1_0_0 = C:/Mentor/CompLib/2019.1.3/v_smpte_uhdsdi_rx_v1_0_0 -v_smpte_uhdsdi_tx_v1_0_0 = C:/Mentor/CompLib/2019.1.3/v_smpte_uhdsdi_tx_v1_0_0 -v_smpte_uhdsdi_v1_0_7 = C:/Mentor/CompLib/2019.1.3/v_smpte_uhdsdi_v1_0_7 -v_tpg_v7_0_13 = C:/Mentor/CompLib/2019.1.3/v_tpg_v7_0_13 -v_tpg_v8_0_1 = C:/Mentor/CompLib/2019.1.3/v_tpg_v8_0_1 -v_uhdsdi_audio_v1_0_0 = C:/Mentor/CompLib/2019.1.3/v_uhdsdi_audio_v1_0_0 -v_uhdsdi_audio_v1_1_0 = C:/Mentor/CompLib/2019.1.3/v_uhdsdi_audio_v1_1_0 -v_uhdsdi_audio_v2_0_1 = C:/Mentor/CompLib/2019.1.3/v_uhdsdi_audio_v2_0_1 -v_uhdsdi_vidgen_v1_0_1 = C:/Mentor/CompLib/2019.1.3/v_uhdsdi_vidgen_v1_0_1 -v_vcresampler_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_vcresampler_v1_0_13 -v_vid_in_axi4s_v4_0_9 = C:/Mentor/CompLib/2019.1.3/v_vid_in_axi4s_v4_0_9 -v_vscaler_v1_0_13 = C:/Mentor/CompLib/2019.1.3/v_vscaler_v1_0_13 -xaui_v12_3_6 = C:/Mentor/CompLib/2019.1.3/xaui_v12_3_6 -xbip_dsp48_wrapper_v3_0_4 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_wrapper_v3_0_4 -xbip_utils_v3_0_10 = C:/Mentor/CompLib/2019.1.3/xbip_utils_v3_0_10 -xdma_v4_1_3 = C:/Mentor/CompLib/2019.1.3/xdma_v4_1_3 -xhmc_v1_0_9 = C:/Mentor/CompLib/2019.1.3/xhmc_v1_0_9 -xlconcat_v2_1_3 = C:/Mentor/CompLib/2019.1.3/xlconcat_v2_1_3 -xlconstant_v1_1_6 = C:/Mentor/CompLib/2019.1.3/xlconstant_v1_1_6 -xlslice_v1_0_2 = C:/Mentor/CompLib/2019.1.3/xlslice_v1_0_2 -xsdbm_v2_0_0 = C:/Mentor/CompLib/2019.1.3/xsdbm_v2_0_0 -xsdbm_v3_0_0 = C:/Mentor/CompLib/2019.1.3/xsdbm_v3_0_0 -xxv_ethernet_v2_4_5 = C:/Mentor/CompLib/2019.1.3/xxv_ethernet_v2_4_5 -xxv_ethernet_v2_5_3 = C:/Mentor/CompLib/2019.1.3/xxv_ethernet_v2_5_3 -xxv_ethernet_v3_0_3 = C:/Mentor/CompLib/2019.1.3/xxv_ethernet_v3_0_3 -zynq_ultra_ps_e_v3_2_3 = C:/Mentor/CompLib/2019.1.3/zynq_ultra_ps_e_v3_2_3 -zynq_ultra_ps_e_v3_3_0 = C:/Mentor/CompLib/2019.1.3/zynq_ultra_ps_e_v3_3_0 -lib_srl_fifo_v1_0_2 = C:/Mentor/CompLib/2019.1.3/lib_srl_fifo_v1_0_2 -lib_fifo_v1_0_13 = C:/Mentor/CompLib/2019.1.3/lib_fifo_v1_0_13 -axi_datamover_v5_1_21 = C:/Mentor/CompLib/2019.1.3/axi_datamover_v5_1_21 -amm_axi_bridge_v1_0_5 = C:/Mentor/CompLib/2019.1.3/amm_axi_bridge_v1_0_5 -axis_interconnect_v1_1_17 = C:/Mentor/CompLib/2019.1.3/axis_interconnect_v1_1_17 -ats_switch_v1_0_2 = C:/Mentor/CompLib/2019.1.3/ats_switch_v1_0_2 -audio_formatter_v1_0_1 = C:/Mentor/CompLib/2019.1.3/audio_formatter_v1_0_1 -axi4stream_vip_v1_1_5 = C:/Mentor/CompLib/2019.1.3/axi4stream_vip_v1_1_5 -v_tc_v6_1_13 = C:/Mentor/CompLib/2019.1.3/v_tc_v6_1_13 -v_axi4s_vid_out_v4_0_10 = C:/Mentor/CompLib/2019.1.3/v_axi4s_vid_out_v4_0_10 -axi4svideo_bridge_v1_0_10 = C:/Mentor/CompLib/2019.1.3/axi4svideo_bridge_v1_0_10 -axis_accelerator_adapter_v2_1_15 = C:/Mentor/CompLib/2019.1.3/axis_accelerator_adapter_v2_1_15 -axis_broadcaster_v1_1_18 = C:/Mentor/CompLib/2019.1.3/axis_broadcaster_v1_1_18 -axis_clock_converter_v1_1_20 = C:/Mentor/CompLib/2019.1.3/axis_clock_converter_v1_1_20 -axis_combiner_v1_1_17 = C:/Mentor/CompLib/2019.1.3/axis_combiner_v1_1_17 -axis_data_fifo_v1_1_20 = C:/Mentor/CompLib/2019.1.3/axis_data_fifo_v1_1_20 -axis_data_fifo_v2_0_1 = C:/Mentor/CompLib/2019.1.3/axis_data_fifo_v2_0_1 -axis_register_slice_v1_1_19 = C:/Mentor/CompLib/2019.1.3/axis_register_slice_v1_1_19 -axis_dwidth_converter_v1_1_18 = C:/Mentor/CompLib/2019.1.3/axis_dwidth_converter_v1_1_18 -axis_subset_converter_v1_1_19 = C:/Mentor/CompLib/2019.1.3/axis_subset_converter_v1_1_19 -axis_switch_v1_1_19 = C:/Mentor/CompLib/2019.1.3/axis_switch_v1_1_19 -axis_vio_v1_0_0 = C:/Mentor/CompLib/2019.1.3/axis_vio_v1_0_0 -axi_apb_bridge_v3_0_15 = C:/Mentor/CompLib/2019.1.3/axi_apb_bridge_v3_0_15 -axi_bram_ctrl_v4_0_14 = C:/Mentor/CompLib/2019.1.3/axi_bram_ctrl_v4_0_14 -axi_sg_v4_1_12 = C:/Mentor/CompLib/2019.1.3/axi_sg_v4_1_12 -axi_cdma_v4_1_19 = C:/Mentor/CompLib/2019.1.3/axi_cdma_v4_1_19 -axi_clock_converter_v2_1_18 = C:/Mentor/CompLib/2019.1.3/axi_clock_converter_v2_1_18 -axi_data_fifo_v2_1_18 = C:/Mentor/CompLib/2019.1.3/axi_data_fifo_v2_1_18 -axi_register_slice_v2_1_19 = C:/Mentor/CompLib/2019.1.3/axi_register_slice_v2_1_19 -axi_crossbar_v2_1_20 = C:/Mentor/CompLib/2019.1.3/axi_crossbar_v2_1_20 -axi_dma_v7_1_20 = C:/Mentor/CompLib/2019.1.3/axi_dma_v7_1_20 -axi_protocol_converter_v2_1_19 = C:/Mentor/CompLib/2019.1.3/axi_protocol_converter_v2_1_19 -axi_dwidth_converter_v2_1_19 = C:/Mentor/CompLib/2019.1.3/axi_dwidth_converter_v2_1_19 -axi_emc_v3_0_19 = C:/Mentor/CompLib/2019.1.3/axi_emc_v3_0_19 -axi_epc_v2_0_22 = C:/Mentor/CompLib/2019.1.3/axi_epc_v2_0_22 -lib_bmg_v1_0_12 = C:/Mentor/CompLib/2019.1.3/lib_bmg_v1_0_12 -axi_ethernetlite_v3_0_17 = C:/Mentor/CompLib/2019.1.3/axi_ethernetlite_v3_0_17 -axi_ethernet_buffer_v2_0_20 = C:/Mentor/CompLib/2019.1.3/axi_ethernet_buffer_v2_0_20 -axi_fifo_mm_s_v4_1_16 = C:/Mentor/CompLib/2019.1.3/axi_fifo_mm_s_v4_1_16 -axi_fifo_mm_s_v4_2_1 = C:/Mentor/CompLib/2019.1.3/axi_fifo_mm_s_v4_2_1 -axi_firewall_v1_0_7 = C:/Mentor/CompLib/2019.1.3/axi_firewall_v1_0_7 -interrupt_control_v3_1_4 = C:/Mentor/CompLib/2019.1.3/interrupt_control_v3_1_4 -axi_gpio_v2_0_21 = C:/Mentor/CompLib/2019.1.3/axi_gpio_v2_0_21 -axi_hwicap_v3_0_23 = C:/Mentor/CompLib/2019.1.3/axi_hwicap_v3_0_23 -axi_iic_v2_0_22 = C:/Mentor/CompLib/2019.1.3/axi_iic_v2_0_22 -axi_intc_v4_1_13 = C:/Mentor/CompLib/2019.1.3/axi_intc_v4_1_13 -axi_interconnect_v1_7_16 = C:/Mentor/CompLib/2019.1.3/axi_interconnect_v1_7_16 -axi_master_burst_v2_0_7 = C:/Mentor/CompLib/2019.1.3/axi_master_burst_v2_0_7 -axi_msg_v1_0_5 = C:/Mentor/CompLib/2019.1.3/axi_msg_v1_0_5 -axi_mcdma_v1_0_5 = C:/Mentor/CompLib/2019.1.3/axi_mcdma_v1_0_5 -axi_mcdma_v1_1_0 = C:/Mentor/CompLib/2019.1.3/axi_mcdma_v1_1_0 -axi_memory_init_v1_0_0 = C:/Mentor/CompLib/2019.1.3/axi_memory_init_v1_0_0 -axi_mm2s_mapper_v1_1_18 = C:/Mentor/CompLib/2019.1.3/axi_mm2s_mapper_v1_1_18 -axi_mmu_v2_1_17 = C:/Mentor/CompLib/2019.1.3/axi_mmu_v2_1_17 -axi_pcie_v2_9_1 = C:/Mentor/CompLib/2019.1.3/axi_pcie_v2_9_1 -axi_protocol_checker_v2_0_5 = C:/Mentor/CompLib/2019.1.3/axi_protocol_checker_v2_0_5 -axi_quad_spi_v3_2_18 = C:/Mentor/CompLib/2019.1.3/axi_quad_spi_v3_2_18 -axi_sideband_util_v1_0_3 = C:/Mentor/CompLib/2019.1.3/axi_sideband_util_v1_0_3 -axi_tft_v2_0_22 = C:/Mentor/CompLib/2019.1.3/axi_tft_v2_0_22 -axi_timebase_wdt_v3_0_11 = C:/Mentor/CompLib/2019.1.3/axi_timebase_wdt_v3_0_11 -axi_timer_v2_0_21 = C:/Mentor/CompLib/2019.1.3/axi_timer_v2_0_21 -axi_traffic_gen_v2_0_20 = C:/Mentor/CompLib/2019.1.3/axi_traffic_gen_v2_0_20 -axi_traffic_gen_v3_0_5 = C:/Mentor/CompLib/2019.1.3/axi_traffic_gen_v3_0_5 -axi_uart16550_v2_0_21 = C:/Mentor/CompLib/2019.1.3/axi_uart16550_v2_0_21 -axi_uartlite_v2_0_23 = C:/Mentor/CompLib/2019.1.3/axi_uartlite_v2_0_23 -axi_usb2_device_v5_0_20 = C:/Mentor/CompLib/2019.1.3/axi_usb2_device_v5_0_20 -axi_utils_v2_0_6 = C:/Mentor/CompLib/2019.1.3/axi_utils_v2_0_6 -axi_vdma_v6_3_7 = C:/Mentor/CompLib/2019.1.3/axi_vdma_v6_3_7 -xbip_pipe_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_pipe_v3_0_6 -xbip_dsp48_addsub_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_addsub_v3_0_6 -xbip_addsub_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_addsub_v3_0_6 -c_reg_fd_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_reg_fd_v12_0_6 -c_addsub_v12_0_13 = C:/Mentor/CompLib/2019.1.3/c_addsub_v12_0_13 -axi_vfifo_ctrl_v2_0_21 = C:/Mentor/CompLib/2019.1.3/axi_vfifo_ctrl_v2_0_21 -axi_vip_v1_1_5 = C:/Mentor/CompLib/2019.1.3/axi_vip_v1_1_5 -bs_switch_v1_0_0 = C:/Mentor/CompLib/2019.1.3/bs_switch_v1_0_0 -canfd_v2_0_1 = C:/Mentor/CompLib/2019.1.3/canfd_v2_0_1 -can_v5_0_22 = C:/Mentor/CompLib/2019.1.3/can_v5_0_22 -cic_compiler_v4_0_14 = C:/Mentor/CompLib/2019.1.3/cic_compiler_v4_0_14 -xbip_bram18k_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_bram18k_v3_0_6 -mult_gen_v12_0_15 = C:/Mentor/CompLib/2019.1.3/mult_gen_v12_0_15 -cmpy_v6_0_17 = C:/Mentor/CompLib/2019.1.3/cmpy_v6_0_17 -c_mux_bit_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_mux_bit_v12_0_6 -c_shift_ram_v12_0_13 = C:/Mentor/CompLib/2019.1.3/c_shift_ram_v12_0_13 -c_mux_bus_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_mux_bus_v12_0_6 -c_gate_bit_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_gate_bit_v12_0_6 -xbip_counter_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_counter_v3_0_6 -c_counter_binary_v12_0_13 = C:/Mentor/CompLib/2019.1.3/c_counter_binary_v12_0_13 -c_compare_v12_0_6 = C:/Mentor/CompLib/2019.1.3/c_compare_v12_0_6 -convolution_v9_0_14 = C:/Mentor/CompLib/2019.1.3/convolution_v9_0_14 -cordic_v6_0_15 = C:/Mentor/CompLib/2019.1.3/cordic_v6_0_15 -cpri_v8_10_3 = C:/Mentor/CompLib/2019.1.3/cpri_v8_10_3 -xbip_dsp48_acc_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_acc_v3_0_6 -xbip_accum_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_accum_v3_0_6 -c_accum_v12_0_13 = C:/Mentor/CompLib/2019.1.3/c_accum_v12_0_13 -xbip_dsp48_multadd_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_multadd_v3_0_6 -dds_compiler_v6_0_18 = C:/Mentor/CompLib/2019.1.3/dds_compiler_v6_0_18 -dft_v4_0_16 = C:/Mentor/CompLib/2019.1.3/dft_v4_0_16 -dft_v4_1_1 = C:/Mentor/CompLib/2019.1.3/dft_v4_1_1 -displayport_v7_0_11 = C:/Mentor/CompLib/2019.1.3/displayport_v7_0_11 -displayport_v8_1_1 = C:/Mentor/CompLib/2019.1.3/displayport_v8_1_1 -displayport_v9_0_1 = C:/Mentor/CompLib/2019.1.3/displayport_v9_0_1 -xbip_dsp48_mult_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_mult_v3_0_6 -floating_point_v7_0_16 = C:/Mentor/CompLib/2019.1.3/floating_point_v7_0_16 -div_gen_v5_1_15 = C:/Mentor/CompLib/2019.1.3/div_gen_v5_1_15 -dp_videoaxi4s_bridge_v1_0_0 = C:/Mentor/CompLib/2019.1.3/dp_videoaxi4s_bridge_v1_0_0 -dsp_macro_v1_0_0 = C:/Mentor/CompLib/2019.1.3/dsp_macro_v1_0_0 -fir_compiler_v5_2_6 = C:/Mentor/CompLib/2019.1.3/fir_compiler_v5_2_6 -duc_ddc_compiler_v3_0_15 = C:/Mentor/CompLib/2019.1.3/duc_ddc_compiler_v3_0_15 -ernic_v1_0_1 = C:/Mentor/CompLib/2019.1.3/ernic_v1_0_1 -etrnic_v1_0_3 = C:/Mentor/CompLib/2019.1.3/etrnic_v1_0_3 -etrnic_v1_1_2 = C:/Mentor/CompLib/2019.1.3/etrnic_v1_1_2 -fc32_rs_fec_v1_0_11 = C:/Mentor/CompLib/2019.1.3/fc32_rs_fec_v1_0_11 -fec_5g_common_v1_0_1 = C:/Mentor/CompLib/2019.1.3/fec_5g_common_v1_0_1 -fec_5g_common_v1_1_1 = C:/Mentor/CompLib/2019.1.3/fec_5g_common_v1_1_1 -fir_compiler_v7_2_12 = C:/Mentor/CompLib/2019.1.3/fir_compiler_v7_2_12 -flexo_100g_rs_fec_v1_0_11 = C:/Mentor/CompLib/2019.1.3/flexo_100g_rs_fec_v1_0_11 -floating_point_v7_1_8 = C:/Mentor/CompLib/2019.1.3/floating_point_v7_1_8 -g709_rs_encoder_v2_2_6 = C:/Mentor/CompLib/2019.1.3/g709_rs_encoder_v2_2_6 -rs_toolbox_v9_0_7 = C:/Mentor/CompLib/2019.1.3/rs_toolbox_v9_0_7 -g709_rs_decoder_v2_2_8 = C:/Mentor/CompLib/2019.1.3/g709_rs_decoder_v2_2_8 -g709_fec_v2_3_5 = C:/Mentor/CompLib/2019.1.3/g709_fec_v2_3_5 -g709_fec_v2_4_1 = C:/Mentor/CompLib/2019.1.3/g709_fec_v2_4_1 -g975_efec_i4_v1_0_17 = C:/Mentor/CompLib/2019.1.3/g975_efec_i4_v1_0_17 -g975_efec_i7_v2_0_18 = C:/Mentor/CompLib/2019.1.3/g975_efec_i7_v2_0_18 -ieee802d3_200g_rs_fec_v1_0_7 = C:/Mentor/CompLib/2019.1.3/ieee802d3_200g_rs_fec_v1_0_7 -ieee802d3_25g_rs_fec_v1_0_13 = C:/Mentor/CompLib/2019.1.3/ieee802d3_25g_rs_fec_v1_0_13 -ieee802d3_400g_rs_fec_v1_0_7 = C:/Mentor/CompLib/2019.1.3/ieee802d3_400g_rs_fec_v1_0_7 -ieee802d3_50g_rs_fec_v1_0_11 = C:/Mentor/CompLib/2019.1.3/ieee802d3_50g_rs_fec_v1_0_11 -ieee802d3_50g_rs_fec_v2_0_1 = C:/Mentor/CompLib/2019.1.3/ieee802d3_50g_rs_fec_v2_0_1 -ieee802d3_rs_fec_v1_0_15 = C:/Mentor/CompLib/2019.1.3/ieee802d3_rs_fec_v1_0_15 -ieee802d3_rs_fec_v2_0_5 = C:/Mentor/CompLib/2019.1.3/ieee802d3_rs_fec_v2_0_5 -ldpc_v2_0_3 = C:/Mentor/CompLib/2019.1.3/ldpc_v2_0_3 -lte_3gpp_channel_estimator_v2_0_16 = C:/Mentor/CompLib/2019.1.3/lte_3gpp_channel_estimator_v2_0_16 -lte_3gpp_mimo_decoder_v3_0_15 = C:/Mentor/CompLib/2019.1.3/lte_3gpp_mimo_decoder_v3_0_15 -lte_3gpp_mimo_encoder_v4_0_14 = C:/Mentor/CompLib/2019.1.3/lte_3gpp_mimo_encoder_v4_0_14 -tcc_encoder_3gpplte_v4_0_15 = C:/Mentor/CompLib/2019.1.3/tcc_encoder_3gpplte_v4_0_15 -lte_dl_channel_encoder_v3_0_15 = C:/Mentor/CompLib/2019.1.3/lte_dl_channel_encoder_v3_0_15 -lte_dl_channel_encoder_v4_0_0 = C:/Mentor/CompLib/2019.1.3/lte_dl_channel_encoder_v4_0_0 -xfft_v7_2_9 = C:/Mentor/CompLib/2019.1.3/xfft_v7_2_9 -lte_fft_v2_0_18 = C:/Mentor/CompLib/2019.1.3/lte_fft_v2_0_18 -xfft_v9_1_2 = C:/Mentor/CompLib/2019.1.3/xfft_v9_1_2 -lte_fft_v2_1_0 = C:/Mentor/CompLib/2019.1.3/lte_fft_v2_1_0 -xbip_dsp48_multacc_v3_0_6 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_multacc_v3_0_6 -lte_pucch_receiver_v2_0_16 = C:/Mentor/CompLib/2019.1.3/lte_pucch_receiver_v2_0_16 -xbip_multadd_v3_0_14 = C:/Mentor/CompLib/2019.1.3/xbip_multadd_v3_0_14 -lte_rach_detector_v3_1_5 = C:/Mentor/CompLib/2019.1.3/lte_rach_detector_v3_1_5 -lte_ul_channel_decoder_v4_0_16 = C:/Mentor/CompLib/2019.1.3/lte_ul_channel_decoder_v4_0_16 -mailbox_v2_1_11 = C:/Mentor/CompLib/2019.1.3/mailbox_v2_1_11 -mdm_v3_2_16 = C:/Mentor/CompLib/2019.1.3/mdm_v3_2_16 -iomodule_v3_0 = C:/Mentor/CompLib/2019.1.3/iomodule_v3_0 -lmb_bram_if_cntlr_v4_0 = C:/Mentor/CompLib/2019.1.3/lmb_bram_if_cntlr_v4_0 -lmb_v10_v3_0 = C:/Mentor/CompLib/2019.1.3/lmb_v10_v3_0 -axi_lite_ipif_v3_0 = C:/Mentor/CompLib/2019.1.3/axi_lite_ipif_v3_0 -mdm_v3_2 = C:/Mentor/CompLib/2019.1.3/mdm_v3_2 -microblaze_mcs_v2_3_6 = C:/Mentor/CompLib/2019.1.3/microblaze_mcs_v2_3_6 -noc_mc_ddr4_phy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/noc_mc_ddr4_phy_v1_0_0 -perf_axi_tg_v1_0_8 = C:/Mentor/CompLib/2019.1.3/perf_axi_tg_v1_0_8 -polar_v1_0_3 = C:/Mentor/CompLib/2019.1.3/polar_v1_0_3 -prc_v1_3_2 = C:/Mentor/CompLib/2019.1.3/prc_v1_3_2 -processing_system7_vip_v1_0_7 = C:/Mentor/CompLib/2019.1.3/processing_system7_vip_v1_0_7 -proc_sys_reset_v5_0_13 = C:/Mentor/CompLib/2019.1.3/proc_sys_reset_v5_0_13 -pr_axi_shutdown_manager_v1_0_1 = C:/Mentor/CompLib/2019.1.3/pr_axi_shutdown_manager_v1_0_1 -pr_bitstream_monitor_v1_0_1 = C:/Mentor/CompLib/2019.1.3/pr_bitstream_monitor_v1_0_1 -pr_decoupler_v1_0_7 = C:/Mentor/CompLib/2019.1.3/pr_decoupler_v1_0_7 -quadsgmii_v3_4_6 = C:/Mentor/CompLib/2019.1.3/quadsgmii_v3_4_6 -rs_decoder_v9_0_16 = C:/Mentor/CompLib/2019.1.3/rs_decoder_v9_0_16 -rs_encoder_v9_0_15 = C:/Mentor/CompLib/2019.1.3/rs_encoder_v9_0_15 -rxaui_v4_4_6 = C:/Mentor/CompLib/2019.1.3/rxaui_v4_4_6 -sd_fec_v1_1_3 = C:/Mentor/CompLib/2019.1.3/sd_fec_v1_1_3 -sid_v8_0_14 = C:/Mentor/CompLib/2019.1.3/sid_v8_0_14 -soft_ecc_proxy_v1_0_0 = C:/Mentor/CompLib/2019.1.3/soft_ecc_proxy_v1_0_0 -spdif_v2_0_21 = C:/Mentor/CompLib/2019.1.3/spdif_v2_0_21 -srio_gen2_v4_1_6 = C:/Mentor/CompLib/2019.1.3/srio_gen2_v4_1_6 -switch_core_top_v1_0_7 = C:/Mentor/CompLib/2019.1.3/switch_core_top_v1_0_7 -sync_ip = C:/Mentor/CompLib/2019.1.3/sync_ip -tcc_decoder_3gppmm_v2_0_18 = C:/Mentor/CompLib/2019.1.3/tcc_decoder_3gppmm_v2_0_18 -tcc_encoder_3gpp_v5_0_15 = C:/Mentor/CompLib/2019.1.3/tcc_encoder_3gpp_v5_0_15 -tmr_comparator_v1_0_2 = C:/Mentor/CompLib/2019.1.3/tmr_comparator_v1_0_2 -tmr_sem_v1_0_9 = C:/Mentor/CompLib/2019.1.3/tmr_sem_v1_0_9 -tri_mode_ethernet_mac_v9_0_14 = C:/Mentor/CompLib/2019.1.3/tri_mode_ethernet_mac_v9_0_14 -tsn_temac_v1_0_4 = C:/Mentor/CompLib/2019.1.3/tsn_temac_v1_0_4 -videoaxi4s_bridge_v1_0_5 = C:/Mentor/CompLib/2019.1.3/videoaxi4s_bridge_v1_0_5 -viterbi_v9_1_11 = C:/Mentor/CompLib/2019.1.3/viterbi_v9_1_11 -v_ccm_v6_0_15 = C:/Mentor/CompLib/2019.1.3/v_ccm_v6_0_15 -v_cfa_v7_0_14 = C:/Mentor/CompLib/2019.1.3/v_cfa_v7_0_14 -v_cresample_v4_0_14 = C:/Mentor/CompLib/2019.1.3/v_cresample_v4_0_14 -v_dual_splitter_v1_0_9 = C:/Mentor/CompLib/2019.1.3/v_dual_splitter_v1_0_9 -v_enhance_v8_0_15 = C:/Mentor/CompLib/2019.1.3/v_enhance_v8_0_15 -v_gamma_v7_0_15 = C:/Mentor/CompLib/2019.1.3/v_gamma_v7_0_15 -v_osd_v6_0_16 = C:/Mentor/CompLib/2019.1.3/v_osd_v6_0_16 -v_rgb2ycrcb_v7_1_13 = C:/Mentor/CompLib/2019.1.3/v_rgb2ycrcb_v7_1_13 -v_vid_sdi_tx_bridge_v2_0_0 = C:/Mentor/CompLib/2019.1.3/v_vid_sdi_tx_bridge_v2_0_0 -v_ycrcb2rgb_v7_1_13 = C:/Mentor/CompLib/2019.1.3/v_ycrcb2rgb_v7_1_13 -xbip_dsp48_macro_v3_0_17 = C:/Mentor/CompLib/2019.1.3/xbip_dsp48_macro_v3_0_17 -xfft_v9_0_17 = C:/Mentor/CompLib/2019.1.3/xfft_v9_0_17 -xsdbs_v1_0_2 = C:/Mentor/CompLib/2019.1.3/xsdbs_v1_0_2 -zynq_ultra_ps_e_vip_v1_0_5 = C:/Mentor/CompLib/2019.1.3/zynq_ultra_ps_e_vip_v1_0_5 -[DefineOptionset] -; Define optionset entries for the various compilers, vmake, and vsim. -; These option sets can be used with the "-optionset " syntax. -; i.e. -; vlog -optionset COMPILEDEBUG top.sv -; vsim -optionset UVMDEBUG my_top -; -; Following are some useful examples. - -; define a vsim optionset for uvm debugging -UVMDEBUG = -uvmcontrol=all -msgmode both -displaymsgmode both -classdebug -onfinish stop - -; define a vopt optionset for debugging -VOPTDEBUG = +acc -debugdb - -[encryption] -; For vencrypt and vhencrypt. - -; Controls whether to encrypt whole files by ignoring all protect directives -; (except "viewport" and "interface_viewport") that are present in the input. -; The default is 0, use embedded protect directives to control the encryption. -; Set this to 1 to encrypt whole files by ignoring embedded protect directives. -; wholefile = 0 - -; Sets the data_method to use for the symmetric session key. -; The session key is a symmetric key that is randomly generated for each -; protected region (envelope) and is the heart of all encryption. This is used -; to set the length of the session key to generate and use when encrypting the -; HDL text. Supported values are aes128, aes192, and aes256. -; data_method = aes128 - -; The following 2 are for specifying an IEEE Std. 1735 Version 2 (V2) encryption -; "recipe" comprising an optional common block, at least one tool block (which -; contains the key public key), and the text to be encrypted. The common block -; and any of the tool blocks may contain rights in the form of the "control" -; directive. The text to be encrypted is specified either by setting -; "wholefile" to 1 or by embedding protect "begin" and "end" directives in -; the input HDL files. - -; Common recipe specification file. This file is optional. Its presence will -; require at least one "toolblock" to be specified. -; Directives such as "author" "author_info" and "data_method", -; as well as the common block license specification, go in this file. -; common = - -; Tool block specification recipe(s). Public key file with optional tool block -; file name. May be multiply-defined; at least one tool block is required if -; a recipe is being specified. -; Key file is a file name with no extension (.deprecated or .active will be -; supplied by the encryption tool). -; Rights file name is optional. -; toolblock = [,]{:[,]} - -; Location of directory containing recipe files. -; The default location is in the product installation directory. -; keyring = $MODEL_TECH/../keyring - -; Enable encryption statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list] -; Add '-' to disable specific statistics. Default is [cmd,msg]. -Stats = cmd,msg - -[vcom] -; VHDL93 variable selects language version as the default. -; Default is VHDL-2002. -; Value of 0 or 1987 for VHDL-1987. -; Value of 1 or 1993 for VHDL-1993. -; Default or value of 2 or 2002 for VHDL-2002. -; Value of 3 or 2008 for VHDL-2008 -; Value of 4 or ams99 for VHDL-AMS-1999 -; Value of 5 or ams07 for VHDL-AMS-2007 -VHDL93 = 2002 - -; Ignore VHDL-2008 declaration of REAL_VECTOR in package STANDARD. Default is off. -; ignoreStandardRealVector = 1 - -; Show source line containing error. Default is off. -; Show_source = 1 - -; Turn off unbound-component warnings. Default is on. -; Show_Warning1 = 0 - -; Turn off process-without-a-wait-statement warnings. Default is on. -; Show_Warning2 = 0 - -; Turn off null-range warnings. Default is on. -; Show_Warning3 = 0 - -; Turn off no-space-in-time-literal warnings. Default is on. -; Show_Warning4 = 0 - -; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on. -; Show_Warning5 = 0 - -; Turn off optimization for IEEE std_logic_1164 package. Default is on. -; Optimize_1164 = 0 - -; Enable compiler statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; Turn on resolving of ambiguous function overloading in favor of the -; "explicit" function declaration (not the one automatically created by -; the compiler for each type declaration). Default is off. -; The .ini file has Explicit enabled so that std_logic_signed/unsigned -; will match the behavior of synthesis tools. -Explicit = 1 - -; Turn off acceleration of the VITAL packages. Default is to accelerate. -; NoVital = 1 - -; Turn off VITAL compliance checking. Default is checking on. -; NoVitalCheck = 1 - -; Ignore VITAL compliance checking errors. Default is to not ignore. -; IgnoreVitalErrors = 1 - -; Turn off VITAL compliance checking warnings. Default is to show warnings. -; Show_VitalChecksWarnings = 0 - -; Turn off PSL assertion warning messages. Default is to show warnings. -; Show_PslChecksWarnings = 0 - -; Enable parsing of embedded PSL assertions. Default is enabled. -; EmbeddedPsl = 0 - -; Keep silent about case statement static warnings. -; Default is to give a warning. -; NoCaseStaticError = 1 - -; Keep silent about warnings caused by aggregates that are not locally static. -; Default is to give a warning. -; NoOthersStaticError = 1 - -; Treat as errors: -; case statement static warnings -; warnings caused by aggregates that are not locally static -; Overrides NoCaseStaticError, NoOthersStaticError settings. -; PedanticErrors = 1 - -; Turn off inclusion of debugging info within design units. -; Default is to include debugging info. -; NoDebug = 1 - -; Turn off "Loading..." messages. Default is messages on. -; Quiet = 1 - -; Turn on some limited synthesis rule compliance checking. Checks only: -; -- signals used (read) by a process must be in the sensitivity list -; CheckSynthesis = 1 - -; Activate optimizations on expressions that do not involve signals, -; waits, or function/procedure/task invocations. Default is off. -; ScalarOpts = 1 - -; Turns on lint-style checking. -; Show_Lint = 1 - -; Require the user to specify a configuration for all bindings, -; and do not generate a compile time default binding for the -; component. This will result in an elaboration error of -; 'component not bound' if the user fails to do so. Avoids the rare -; issue of a false dependency upon the unused default binding. -; RequireConfigForAllDefaultBinding = 1 - -; Perform default binding at compile time. -; Default is to do default binding at load time. -; BindAtCompile = 1; - -; Inhibit range checking on subscripts of arrays. Range checking on -; scalars defined with subtypes is inhibited by default. -; NoIndexCheck = 1 - -; Inhibit range checks on all (implicit and explicit) assignments to -; scalar objects defined with subtypes. -; NoRangeCheck = 1 - -; Set the prefix to be honored for synthesis/coverage pragma recognition. -; Default is "". -; AddPragmaPrefix = "" - -; Ignore synthesis and coverage pragmas with this prefix. -; Default is "". -; IgnorePragmaPrefix = "" - -; Turn on code coverage in VHDL design units. Default is off. -; Coverage = sbceft - -; Turn off code coverage in VHDL subprograms. Default is on. -; CoverSub = 0 - -; Automatically exclude VHDL case statement OTHERS choice branches. -; This includes OTHERS choices in selected signal assigment statements. -; Default is to not exclude. -; CoverExcludeDefault = 1 - -; Control compiler and VOPT optimizations that are allowed when -; code coverage is on. Refer to the comment for this in the [vlog] area. -; CoverOpt = 3 - -; Turn on or off clkOpt optimization for code coverage. Default is on. -; CoverClkOpt = 1 - -; Turn on or off clkOpt optimization builtins for code coverage. Default is on. -; CoverClkOptBuiltins = 0 - -; Inform code coverage optimizations to respect VHDL 'H' and 'L' -; values on signals in conditions and expressions, and to not automatically -; convert them to '1' and '0'. Default is to not convert. -; CoverRespectHandL = 0 - -; Increase or decrease the maximum number of rows allowed in a UDP table -; implementing a VHDL condition coverage or expression coverage expression. -; More rows leads to a longer compile time, but more expressions covered. -; CoverMaxUDPRows = 192 - -; Increase or decrease the maximum number of input patterns that are present -; in FEC table. This leads to a longer compile time with more expressions -; covered with FEC metric. -; CoverMaxFECRows = 192 - -; Increase or decrease the limit on the size of expressions and conditions -; considered for expression and condition coverages. Higher FecUdpEffort leads -; to higher compile, optimize and simulation time, but more expressions and -; conditions are considered for coverage in the design. FecUdpEffort can -; be set to a number ranging from 1 (low) to 3 (high), defined as: -; 1 - (low) Only small expressions and conditions considered for coverage. -; 2 - (medium) Bigger expressions and conditions considered for coverage. -; 3 - (high) Very large expressions and conditions considered for coverage. -; The default setting is 1 (low). -; FecUdpEffort = 1 - -; Enable or disable Focused Expression Coverage analysis for conditions and -; expressions. Focused Expression Coverage data is provided by default when -; expression and/or condition coverage is active. -; CoverFEC = 0 - -; Enable or disable UDP Coverage analysis for conditions and expressions. -; UDP Coverage data is disabled by default when expression and/or condition -; coverage is active. -; CoverUDP = 1 - -; Enable or disable Rapid Expression Coverage mode for conditions and expressions. -; Disabling this would convert non-masking conditions in FEC tables to matching -; input patterns. -; CoverREC = 1 - -; Enable or disable bit-blasting multi-bit operands of reduction prefix expressions -; for expression/condition coverage. -; NOTE: Enabling this may have a negative impact on simulation performance. -; CoverExpandReductionPrefix = 0 - -; Enable or disable short circuit evaluation of conditions and expressions when -; condition or expression coverage is active. Short circuit evaluation is enabled -; by default. -; CoverShortCircuit = 0 - -; Enable code coverage reporting of code that has been optimized away. -; The default is not to report. -; CoverReportCancelled = 1 - -; Enable deglitching of code coverage in combinatorial, non-clocked, processes. -; Default is no deglitching. -; CoverDeglitchOn = 1 - -; Control the code coverage deglitching period. A period of 0, eliminates delta -; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a -; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". -; CoverDeglitchPeriod = 0 - -; Use this directory for compiler temporary files instead of "work/_temp" -; CompilerTempDir = /tmp - -; Set this to cause the compilers to force data to be committed to disk -; when the files are closed. -; SyncCompilerFiles = 1 - -; Add VHDL-AMS declarations to package STANDARD -; Default is not to add -; AmsStandard = 1 - -; Range and length checking will be performed on array indices and discrete -; ranges, and when violations are found within subprograms, errors will be -; reported. Default is to issue warnings for violations, because subprograms -; may not be invoked. -; NoDeferSubpgmCheck = 0 - -; Turn ON detection of FSMs having single bit current state variable. -; FsmSingle = 1 - -; Turn off reset state transitions in FSM. -; FsmResetTrans = 0 - -; Turn ON detection of FSM Implicit Transitions. -; FsmImplicitTrans = 1 - -; Controls whether or not to show immediate assertions with constant expressions -; in GUI/report/UCDB etc. By default, immediate assertions with constant -; expressions are shown in GUI/report/UCDB etc. This does not affect -; evaluation of immediate assertions. -; ShowConstantImmediateAsserts = 0 - -; Controls how VHDL basic identifiers are stored with the design unit. -; Does not make the language case-sensitive, affects only how declarations -; declared with basic identifiers have their names stored and printed -; (in the GUI, examine, etc.). -; Default is to preserve the case as originally depicted in the VHDL source. -; Value of 0 indicates to change all basic identifiers to lower case. -; PreserveCase = 0 - -; For Configuration Declarations, controls the effect that USE clauses have -; on visibility inside the configuration items being configured. If 1 -; (the default), then use pre-10.0 behavior. If 0, then for stricter LRM-compliance, -; extend the visibility of objects made visible through USE clauses into nested -; component configurations. -; OldVHDLConfigurationVisibility = 0 - -; Allows VHDL configuration declarations to be in a different library from -; the corresponding configured entity. Default is to not allow this for -; stricter LRM-compliance. -; SeparateConfigLibrary = 1; - -; Determine how mode OUT subprogram parameters of type array and record are treated. -; If 0 (the default), then only VHDL 2008 will do this initialization. -; If 1, always initialize the mode OUT parameter to its default value. -; If 2, do not initialize the mode OUT out parameter. -; Note that prior to release 10.1, all language versions did not initialize mode -; OUT array and record type parameters, unless overridden here via this mechanism. -; In release 10.1 and later, only files compiled with VHDL 2008 will cause this -; initialization, unless overridden here. -; InitOutCompositeParam = 0 - -; Generate symbols debugging database in only some special cases to save on -; the number of files in the library. For other design-units, this database is -; generated on-demand in vsim. -; Default is to to generate debugging database for all design-units. -; SmartDbgSym = 1 - -; Enable or disable automatic creation of missing libraries. -; Default is 1 (enabled) -; CreateLib = 1 - -; Describe compilation options according to matching file patterns. -; File pattern * matches all printing characters other than '/'. -; File pattern **/x matches all paths containing file/directory x. -; File pattern x/** matches all paths beginning at directory x. -; FileOptMap = (**/*.vhd => -2008); - -; Describe library targets of compilation according to matching file patterns. -; LibMap = (**/*.vhd => work); - -[vlog] -; Turn off inclusion of debugging info within design units. -; Default is to include debugging info. -; NoDebug = 1 - -; Turn off "Loading..." messages. Default is messages on. -; Quiet = 1 - -; Turn on Verilog hazard checking (order-dependent accessing of global vars). -; Default is off. -; Hazard = 1 - -; Turn on converting regular Verilog identifiers to uppercase. Allows case -; insensitivity for module names. Default is no conversion. -; UpCase = 1 - -; Activate optimizations on expressions that do not involve signals, -; waits, or function/procedure/task invocations. Default is off. -; ScalarOpts = 1 - -; Turns on lint-style checking. -; Show_Lint = 1 - -; Show source line containing error. Default is off. -; Show_source = 1 - -; Turn on bad option warning. Default is off. -; Show_BadOptionWarning = 1 - -; Revert back to IEEE 1364-1995 syntax, default is 0 (off). -; vlog95compat = 1 - -; Turn off PSL warning messages. Default is to show warnings. -; Show_PslChecksWarnings = 0 - -; Enable parsing of embedded PSL assertions. Default is enabled. -; EmbeddedPsl = 0 - -; Enable compiler statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list,kb] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; Set the threshold for automatically identifying sparse Verilog memories. -; A memory with total size in bytes equal to or more than the sparse memory -; threshold gets marked as sparse automatically, unless specified otherwise -; in source code or by the +nosparse commandline option of vlog or vopt. -; The default is 1M. (i.e. memories with total size equal -; to or greater than 1Mb are marked as sparse) -; SparseMemThreshold = 1048576 - -; Set the prefix to be honored for synthesis and coverage pragma recognition. -; Default is "". -; AddPragmaPrefix = "" - -; Ignore synthesis and coverage pragmas with this prefix. -; Default is "". -; IgnorePragmaPrefix = "" - -; Set the option to treat all files specified in a vlog invocation as a -; single compilation unit. The default value is set to 0 which will treat -; each file as a separate compilation unit as specified in the P1800 draft standard. -; MultiFileCompilationUnit = 1 - -; Turn on code coverage in Verilog design units. Default is off. -; Coverage = sbceft - -; Automatically exclude Verilog case statement default branches. -; Default is to not automatically exclude defaults. -; CoverExcludeDefault = 1 - -; Increase or decrease the maximum number of rows allowed in a UDP table -; implementing a VHDL condition coverage or expression coverage expression. -; More rows leads to a longer compile time, but more expressions covered. -; CoverMaxUDPRows = 192 - -; Increase or decrease the maximum number of input patterns that are present -; in FEC table. This leads to a longer compile time with more expressions -; covered with FEC metric. -; CoverMaxFECRows = 192 - -; Enable Multi Bit Expression Coverage in a Design, If design has expression with -; multi bit operands, this option enables its Expression Coverage. -; The default value is 0. -; CoverFecMultiBit = 1 - -; Increase or decrease the limit on the size of expressions and conditions -; considered for expression and condition coverages. Higher FecUdpEffort leads -; to higher compile, optimize and simulation time, but more expressions and -; conditions are considered for coverage in the design. FecUdpEffort can -; be set to a number ranging from 1 (low) to 3 (high), defined as: -; 1 - (low) Only small expressions and conditions considered for coverage. -; 2 - (medium) Bigger expressions and conditions considered for coverage. -; 3 - (high) Very large expressions and conditions considered for coverage. -; The default setting is 1 (low). -; FecUdpEffort = 1 - -; Enable or disable Focused Expression Coverage analysis for conditions and -; expressions. Focused Expression Coverage data is provided by default when -; expression and/or condition coverage is active. -; CoverFEC = 0 - -; Enable or disable UDP Coverage analysis for conditions and expressions. -; UDP Coverage data is disabled by default when expression and/or condition -; coverage is active. -; CoverUDP = 1 - -; Enable or disable Rapid Expression Coverage mode for conditions and expressions. -; Disabling this would convert non-masking conditions in FEC tables to matching -; input patterns. -; CoverREC = 1 - -; Enable or disable bit-blasting multi-bit operands of reduction prefix expressions -; for expression/condition coverage. -; NOTE: Enabling this may have a negative impact on simulation performance. -; CoverExpandReductionPrefix = 0 - -; Enable or disable short circuit evaluation of conditions and expressions when -; condition or expression coverage is active. Short circuit evaluation is enabled -; by default. -; CoverShortCircuit = 0 - -; Enable deglitching of code coverage in combinatorial, non-clocked, processes. -; Default is no deglitching. -; CoverDeglitchOn = 1 - -; Control the code coverage deglitching period. A period of 0, eliminates delta -; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a -; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". -; CoverDeglitchPeriod = 0 - -; Turn on code coverage in VLOG `celldefine modules, modules containing -; specify blocks, and modules included using vlog -v and -y. Default is off. -; CoverCells = 1 - -; Enable code coverage reporting of code that has been optimized away. -; The default is not to report. -; CoverReportCancelled = 1 - -; Control compiler and VOPT optimizations that are allowed when -; code coverage is on. This is a number from 0 to 5, with the following -; meanings (the default is 3): -; 5 -- All allowable optimizations are on. -; 4 -- Turn off removing unreferenced code. -; 3 -- Turn off process, always block and if statement merging. -; 2 -- Turn off expression optimization, converting primitives -; to continuous assignments, VHDL subprogram inlining. -; and VHDL clkOpt (converting FF's to builtins). -; 1 -- Turn off continuous assignment optimizations and clock suppression. -; 0 -- Turn off Verilog module inlining and VHDL arch inlining. -; HOWEVER, if fsm coverage is turned on, optimizations will be forced to -; level 3, with also turning off converting primitives to continuous assigns. -; CoverOpt = 3 - -; Specify the override for the default value of "cross_num_print_missing" -; option for the Cross in Covergroups. If not specified then LRM default -; value of 0 (zero) is used. This is a compile time option. -; SVCrossNumPrintMissingDefault = 0 - -; Setting following to 1 would cause creation of variables which -; would represent the value of Coverpoint expressions. This is used -; in conjunction with "SVCoverpointExprVariablePrefix" option -; in the modelsim.ini -; EnableSVCoverpointExprVariable = 0 - -; Specify the override for the prefix used in forming the variable names -; which represent the Coverpoint expressions. This is used in conjunction with -; "EnableSVCoverpointExprVariable" option of the modelsim.ini -; The default prefix is "expr". -; The variable name is -; variable name => _ -; SVCoverpointExprVariablePrefix = expr - -; Override for the default value of the SystemVerilog covergroup, -; coverpoint, and cross option.goal (defined to be 100 in the LRM). -; NOTE: It does not override specific assignments in SystemVerilog -; source code. NOTE: The modelsim.ini variable "SVCovergroupGoal" -; in the [vsim] section can override this value. -; SVCovergroupGoalDefault = 100 - -; Override for the default value of the SystemVerilog covergroup, -; coverpoint, and cross type_option.goal (defined to be 100 in the LRM) -; NOTE: It does not override specific assignments in SystemVerilog -; source code. NOTE: The modelsim.ini variable "SVCovergroupTypeGoal" -; in the [vsim] section can override this value. -; SVCovergroupTypeGoalDefault = 100 - -; Specify the override for the default value of "strobe" option for the -; Covergroup Type. This is a compile time option which forces "strobe" to -; a user specified default value and supersedes SystemVerilog specified -; default value of '0'(zero). NOTE: This can be overriden by a runtime -; modelsim.ini variable "SVCovergroupStrobe" in the [vsim] section. -; SVCovergroupStrobeDefault = 0 - -; Specify the override for the default value of "per_instance" option for the -; Covergroup variables. This is a compile time option which forces "per_instance" -; to a user specified default value and supersedes SystemVerilog specified -; default value of '0'(zero). -; SVCovergroupPerInstanceDefault = 0 - -; Specify the override for the default value of "get_inst_coverage" option for the -; Covergroup variables. This is a compile time option which forces -; "get_inst_coverage" to a user specified default value and supersedes -; SystemVerilog specified default value of '0'(zero). -; SVCovergroupGetInstCoverageDefault = 0 - -; -; A space separated list of resource libraries that contain precompiled -; packages. The behavior is identical to using the "-L" switch. -; -; LibrarySearchPath = [ ...] -LibrarySearchPath = mtiAvm mtiRnm mtiOvm mtiUvm mtiUPF infact - -; The behavior is identical to the "-mixedansiports" switch. Default is off. -; MixedAnsiPorts = 1 - -; Enable SystemVerilog 3.1a $typeof() function. Default is off. -; EnableTypeOf = 1 - -; Only allow lower case pragmas. Default is disabled. -; AcceptLowerCasePragmaOnly = 1 - -; Set the maximum depth permitted for a recursive include file nesting. -; IncludeRecursionDepthMax = 5 - -; Turn ON detection of FSMs having single bit current state variable. -; FsmSingle = 1 - -; Turn off reset state transitions in FSM. -; FsmResetTrans = 0 - -; Turn off detections of FSMs having x-assignment. -; FsmXAssign = 0 - -; Turn ON detection of FSM Implicit Transitions. -; FsmImplicitTrans = 1 - -; List of file suffixes which will be read as SystemVerilog. White space -; in extensions can be specified with a back-slash: "\ ". Back-slashes -; can be specified with two consecutive back-slashes: "\\"; -; SvFileSuffixes = sv svp svh - -; This setting is the same as the vlog -sv command line switch. -; Enables SystemVerilog features and keywords when true (1). -; When false (0), the rules of IEEE Std 1364-2005 are followed and -; SystemVerilog keywords are ignored. -; Svlog = 0 - -; Prints attribute placed upon SV packages during package import -; when true (1). The attribute will be ignored when this -; entry is false (0). The attribute name is "mti_design_element_load_message". -; The value of this attribute is a string literal. -; Default is true (1). -; PrintSVPackageLoadingAttribute = 1 - -; Do not show immediate assertions with constant expressions in -; GUI/reports/UCDB etc. By default immediate assertions with constant -; expressions are shown in GUI/reports/UCDB etc. This does not affect -; evaluation of immediate assertions. -; ShowConstantImmediateAsserts = 0 - -; Controls if untyped parameters that are initialized with values greater -; than 2147483647 are mapped to generics of type INTEGER or ignored. -; If mapped to VHDL Integers, values greater than 2147483647 -; are mapped to negative values. -; Default is to map these parameter to generic of type INTEGER -; ForceUnsignedToVHDLInteger = 1 - -; Enable AMS wreal (wired real) extensions. Default is 0. -; WrealType = 1 - -; Controls SystemVerilog Language Extensions. These options enable -; some non-LRM compliant behavior. -; SvExtensions = [+|-][,[+|-]*] - -; Generate symbols debugging database in only some special cases to save on -; the number of files in the library. For other design-units, this database is -; generated on-demand in vsim. -; Default is to to generate debugging database for all design-units. -; SmartDbgSym = 1 - -; Controls how $unit library entries are named. Valid options are: -; "file" (generate name based on the first file on the command line) -; "du" (generate name based on first design unit following an item -; found in $unit scope) -; CUAutoName = file - -; Enable or disable automatic creation of missing libraries. -; Default is 1 (enabled) -; CreateLib = 1 - -[sccom] -; Enable use of SCV include files and library. Default is off. -; UseScv = 1 - -; Add C++ compiler options to the sccom command line by using this variable. -; CppOptions = -g - -; Use custom C++ compiler located at this path rather than the default path. -; The path should point directly at a compiler executable. -; CppPath = /usr/bin/g++ - -; Specify the compiler version from the list of support GNU compilers. -; examples 4.7.4, 5.3.0, 7.4.0 -; CppInstall = 7.4.0 - -; Enable verbose messages from sccom. Default is off. -; SccomVerbose = 1 - -; sccom logfile. Default is no logfile. -; SccomLogfile = sccom.log - -; Enable use of SC_MS include files and library. Default is off. -; UseScMs = 1 - -; Use SystemC-2.2 instead of the default SystemC-2.3. Default is off. -; Sc22Mode = 1 - -; Enable compiler statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list,kb] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; Enable or disable automatic creation of missing libraries. -; Default is 1 (enabled) -; CreateLib = 1 - -; Enable use of UVMC library. Default is off. -; UseUvmc = 1 - -[vopt] -; Turn on code coverage in vopt. Default is off. -; Coverage = sbceft - -; enable or disable param saving in UCDB. -; CoverageSaveParam = 0 - -; Control compiler optimizations that are allowed when -; code coverage is on. Refer to the comment for this in the [vlog] area. -; CoverOpt = 3 - -; Controls set of CoverConstructs that are being considered for Coverage -; Collection. -; Some of Valid options are: default,set1,set2 -; Covermode = default - -; Controls set of HDL cover constructs that would be considered(or not considered) -; for Coverage Collection. (Default corresponds to covermode default). -; Some of Valid options are: "ca", "citf", "cifl", "tcint", "fsmqs". -; Coverconstruct = noca,nocitf,nofsmtf,nofsmds,noctes,nocicl,nocprc,nocfl,nofsmup,nocifl,nocpm,notcint,nocpkg,nocsva - -; Increase or decrease the maximum number of rows allowed in a UDP table -; implementing a VHDL condition coverage or expression coverage expression. -; More rows leads to a longer compile time, but more expressions covered. -; CoverMaxUDPRows = 192 - -; Increase or decrease the maximum number of input patterns that are present -; in FEC table. This leads to a longer compile time with more expressions -; covered with FEC metric. -; CoverMaxFECRows = 192 - -; Enable Multi Bit Expression Coverage in a Design, If design has expression with -; multi bit operands, this option enables its Expression Coverage. -; The default value is 0. -; CoverFecMultiBit = 1 - -; Increase or decrease the limit on the size of expressions and conditions -; considered for expression and condition coverages. Higher FecUdpEffort leads -; to higher compile, optimize and simulation time, but more expressions and -; conditions are considered for coverage in the design. FecUdpEffort can -; be set to a number ranging from 1 (low) to 3 (high), defined as: -; 1 - (low) Only small expressions and conditions considered for coverage. -; 2 - (medium) Bigger expressions and conditions considered for coverage. -; 3 - (high) Very large expressions and conditions considered for coverage. -; The default setting is 1 (low). -; FecUdpEffort = 1 - -; Enable code coverage reporting of code that has been optimized away. -; The default is not to report. -; CoverReportCancelled = 1 - -; Enable deglitching of code coverage in combinatorial, non-clocked, processes. -; Default is no deglitching. -; CoverDeglitchOn = 1 - -; Enable compiler statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list,kb] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; Control the code coverage deglitching period. A period of 0, eliminates delta -; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a -; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". -; CoverDeglitchPeriod = 0 - -; Do not show immediate assertions with constant expressions in -; GUI/reports/UCDB etc. By default immediate assertions with constant -; expressions are shown in GUI/reports/UCDB etc. This does not affect -; evaluation of immediate assertions. -; ShowConstantImmediateAsserts = 0 - -; Set the maximum number of iterations permitted for a generate loop. -; Restricting this permits the implementation to recognize infinite -; generate loops. -; GenerateLoopIterationMax = 100000 - -; Set the maximum depth permitted for a recursive generate instantiation. -; Restricting this permits the implementation to recognize infinite -; recursions. -; GenerateRecursionDepthMax = 200 - -; Set the number of processes created during the code generation phase. -; By default a heuristic is used to set this value. This may be set to 0 -; to disable this feature completely. -; ParallelJobs = 0 - -; Controls SystemVerilog Language Extensions. These options enable -; some non-LRM compliant behavior. -; SvExtensions = [+|-][,[+|-]*] - -; Load the specified shared objects with the RTLD_GLOBAL flag. -; This gives global visibility to all symbols in the shared objects, -; meaning that subsequently loaded shared objects can bind to symbols -; in the global shared objects. The list of shared objects should -; be whitespace delimited. This option is not supported on the -; Windows or AIX platforms. -; GlobalSharedObjectList = example1.so example2.so example3.so - -; Disable SystemVerilog elaboration system task messages -; IgnoreSVAInfo = 1 -; IgnoreSVAWarning = 1 -; IgnoreSVAError = 1 -; IgnoreSVAFatal = 1 - -; Enable or disable automatic creation of missing libraries. -; Default is 1 (enabled) -; CreateLib = 1 - -[vsim] -; vopt flow -; Set to turn on automatic optimization of a design. -; Default is on -VoptFlow = 1 - -; Simulator resolution -; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100. -Resolution = fs - -; Disable certain code coverage exclusions automatically. -; Assertions and FSM are exluded from the code coverage by default -; Set AutoExclusionsDisable = fsm to enable code coverage for fsm -; Set AutoExclusionsDisable = assertions to enable code coverage for assertions -; Set AutoExclusionsDisable = all to enable code coverage for all the automatic exclusions -; Or specify comma or space separated list -;AutoExclusionsDisable = fsm,assertions - -; User time unit for run commands -; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the -; unit specified for Resolution. For example, if Resolution is 100ps, -; then UserTimeUnit defaults to ps. -; Should generally be set to default. -UserTimeUnit = default - -; Default run length -RunLength = 100 - -; Maximum iterations that can be run without advancing simulation time -IterationLimit = 10000000 - -; Specify libraries to be searched for precompiled modules -; LibrarySearchPath = [ ...] - -; Set XPROP assertion fail limit. Default is 5. -; Any positive integer, -1 for infinity. -; XpropAssertionLimit = 5 - -; Control PSL and Verilog Assume directives during simulation -; Set SimulateAssumeDirectives = 0 to disable assume being simulated as asserts -; Set SimulateAssumeDirectives = 1 to enable assume simulation as asserts -; SimulateAssumeDirectives = 1 - -; Control the simulation of PSL and SVA -; These switches can be overridden by the vsim command line switches: -; -psl, -nopsl, -sva, -nosva. -; Set SimulatePSL = 0 to disable PSL simulation -; Set SimulatePSL = 1 to enable PSL simulation (default) -; SimulatePSL = 1 -; Set SimulateSVA = 0 to disable SVA simulation -; Set SimulateSVA = 1 to enable concurrent SVA simulation (default) -; SimulateSVA = 1 - -; Control SVA and VHDL immediate assertion directives during simulation -; Set SimulateImmedAsserts = 0 to disable simulation of immediate asserts -; Set SimulateImmedAsserts = 1 to enable simulation of immediate asserts -; SimulateImmedAsserts = 1 - -; License feature mappings for Verilog and VHDL -; qhsimvh Single language VHDL license -; qhsimvl Single language Verilog license -; msimhdlsim Language neutral license for either Verilog or VHDL -; msimhdlmix Second language only, language neutral license for either -; Verilog or VHDL -; -; Directives to license manager can be set either as single value or as -; space separated multi-values: -; vhdl Immediately checkout and hold a VHDL license (i.e., one of -; qhsimvh, msimhdlsim, or msimhdlmix) -; vlog Immediately checkout and hold a Verilog license (i.e., one of -; qhsimvl, msimhdlsim, or msimhdlmix) -; plus Immediately checkout and hold a VHDL license and a Verilog license -; noqueue Do not wait in the license queue when a license is not available -; viewsim Try for viewer license but accept simulator license(s) instead -; of queuing for viewer license (PE ONLY) -; noviewer Disable checkout of msimviewer license feature (PE ONLY) -; noslvhdl Disable checkout of qhsimvh license feature -; noslvlog Disable checkout of qhsimvl license feature -; nomix Disable checkout of msimhdlmix license feature -; nolnl Disable checkout of msimhdlsim license feature -; mixedonly Disable checkout of qhsimvh and qhsimvl license features -; lnlonly Disable checkout of qhsimvh,qhsimvl, and msimhdlmix license features -; -; Examples (remove ";" comment character to activate licensing directives): -; Single directive: -; License = plus -; Multi-directive (Note: space delimited directives): -; License = noqueue plus - -; Severity level of a VHDL assertion message or of a SystemVerilog severity system task -; which will cause a running simulation to stop. -; VHDL assertions and SystemVerilog severity system task that occur with the -; given severity or higher will cause a running simulation to stop. -; This value is ignored during elaboration. -; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal -BreakOnAssertion = 3 - -; Severity level of a tool message which will cause a running simulation to -; stop. This value is ignored during elaboration. Default is to not break. -; 0 = Note 1 = Warning 2 = Error 3 = Fatal -;BreakOnMessage = 2 - -; The class debug feature enables more visibility and tracking of class instances -; during simulation. By default this feature is disabled (0). To enable this -; feature set ClassDebug to 1. -; ClassDebug = 1 - -; Message Format conversion specifications: -; %S - Severity Level of message/assertion -; %R - Text of message -; %T - Time of message -; %D - Delta value (iteration number) of Time -; %K - Kind of path: Instance/Region/Signal/Process/Foreign Process/Unknown/Protected -; %i - Instance/Region/Signal pathname with Process name (if available) -; %I - shorthand for one of these: -; " %K: %i" -; " %K: %i File: %F" (when path is not Process or Signal) -; except that the %i in this case does not report the Process name -; %O - Process name -; %P - Instance/Region path without leaf process -; %F - File name -; %L - Line number; if assertion message, then line number of assertion or, if -; assertion is in a subprogram, line from which the call is made -; %u - Design unit name in form library.primary -; %U - Design unit name in form library.primary(secondary) -; %% - The '%' character itself -; -; If specific format for Severity Level is defined, use that format. -; Else, for a message that occurs during elaboration: -; -- Failure/Fatal message in VHDL region that is not a Process, and in -; certain non-VHDL regions, uses MessageFormatBreakLine; -; -- Failure/Fatal message otherwise uses MessageFormatBreak; -; -- Note/Warning/Error message uses MessageFormat. -; Else, for a message that occurs during runtime and triggers a breakpoint because -; of the BreakOnAssertion setting: -; -- if in a VHDL region that is not a Process, uses MessageFormatBreakLine; -; -- otherwise uses MessageFormatBreak. -; Else (a runtime message that does not trigger a breakpoint) uses MessageFormat. -; -; MessageFormatNote = "** %S: %R\n Time: %T Iteration: %D%I\n" -; MessageFormatWarning = "** %S: %R\n Time: %T Iteration: %D%I\n" -; MessageFormatError = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" -; MessageFormatFail = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" -; MessageFormatFatal = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" -; MessageFormatBreakLine = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F Line: %L\n" -; MessageFormatBreak = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n" -; MessageFormat = "** %S: %R\n Time: %T Iteration: %D%I\n" - -; Error File - alternate file for storing error messages -; ErrorFile = error.log - -; Simulation Breakpoint messages -; This flag controls the display of function names when reporting the location -; where the simulator stops because of a breakpoint or fatal error. -; Example with function name: # Break in Process ctr at counter.vhd line 44 -; Example without function name: # Break at counter.vhd line 44 -; Default value is 1. -ShowFunctions = 1 - -; Default radix for all windows and commands. -; Radix may be one of: symbolic, ascii, binary, octal, decimal, hex, unsigned -; Flags may be one of: enumnumeric, showbase, wreal -DefaultRadix = hexadecimal -DefaultRadixFlags = showbase -; Set to 1 for make the signal_force VHDL and Verilog functions use the -; default radix when processing the force value. Prior to 10.2 signal_force -; used the default radix, now it always uses symbolic unless value explicitly indicates base -;SignalForceFunctionUseDefaultRadix = 0 - -; VSIM Startup command -; Startup = do startup.do - -; VSIM Shutdown file -; Filename to save u/i formats and configurations. -; ShutdownFile = restart.do -; To explicitly disable auto save: -; ShutdownFile = --disable-auto-save - -; Run simulator in batch mode as if -batch were specified on the command line if none of -c, -gui, or -i specified. -; Simulator runs in interactive mode as if -i were specified if this option is 0. Default is 0. -; BatchMode = 1 - -; File for saving command transcript when -batch option used -; This option is ignored when -c, -gui, or -i options are used or if BatchMode above is zero -; default is unset so command transcript only goes to stdout for better performance -; BatchTranscriptFile = transcript - -; File for saving command transcript, this option is ignored when -batch option is used -TranscriptFile = transcript - -; Transcript file long line wrapping mode(s) -; mode == 0 :: no wrapping, line recorded as is -; mode == 1 :: wrap at first whitespace after WSColumn -; or at Column. -; mode == 2 :: wrap as above, but add continuation -; character ('\') at end of each wrapped line -; -; WrapMode = 0 -; WrapColumn = 30000 -; WrapWSColumn = 27000 - -; File for saving command history -; CommandHistory = cmdhist.log - -; Specify whether paths in simulator commands should be described -; in VHDL or Verilog format. -; For VHDL, PathSeparator = / -; For Verilog, PathSeparator = . -; Must not be the same character as DatasetSeparator. -PathSeparator = / - -; Specify the dataset separator for fully rooted contexts. -; The default is ':'. For example: sim:/top -; Must not be the same character as PathSeparator. -DatasetSeparator = : - -; Specify a unique path separator for the Signal Spy set of functions. -; The default will be to use the PathSeparator variable. -; Must not be the same character as DatasetSeparator. -; SignalSpyPathSeparator = / - -; Used to control parsing of HDL identifiers input to the tool. -; This includes CLI commands, vsim/vopt/vlog/vcom options, -; string arguments to FLI/VPI/DPI calls, etc. -; If set to 1, accept either Verilog escaped Id syntax or -; VHDL extended id syntax, regardless of source language. -; If set to 0, the syntax of the source language must be used. -; Each identifier in a hierarchical name may need different syntax, -; e.g. "/top/\vhdl*ext*id\/middle/\vlog*ext*id /bottom" or -; "top.\vhdl*ext*id\.middle.\vlog*ext*id .bottom" -; GenerousIdentifierParsing = 1 - -; Disable VHDL assertion messages -; IgnoreNote = 1 -; IgnoreWarning = 1 -; IgnoreError = 1 -; IgnoreFailure = 1 - -; Disable SystemVerilog assertion messages -; IgnoreSVAInfo = 1 -; IgnoreSVAWarning = 1 -; IgnoreSVAError = 1 -; IgnoreSVAFatal = 1 - -; Do not print any additional information from Severity System tasks. -; Only the message provided by the user is printed along with severity -; information. -; SVAPrintOnlyUserMessage = 1; - -; Default force kind. May be freeze, drive, deposit, or default -; or in other terms, fixed, wired, or charged. -; A value of "default" will use the signal kind to determine the -; force kind, drive for resolved signals, freeze for unresolved signals -; DefaultForceKind = freeze - -; Control the iteration of events when a VHDL signal is forced to a value -; This flag can be set to honour the signal update event in next iteration, -; the default is to update and propagate in the same iteration. -; ForceSigNextIter = 1 - -; Enable simulation statistics. Specify one or more arguments: -; [all,none,time,cmd,msg,perf,verbose,list,kb,eor] -; Add '-' to disable specific statistics. Default is [time,cmd,msg]. -; Stats = time,cmd,msg - -; If zero, open files when elaborated; otherwise, open files on -; first read or write. Default is 0. -; DelayFileOpen = 1 - -; Control VHDL files opened for write. -; 0 = Buffered, 1 = Unbuffered -UnbufferedOutput = 0 - -; Control the number of VHDL files open concurrently. -; This number should always be less than the current ulimit -; setting for max file descriptors. -; 0 = unlimited -ConcurrentFileLimit = 40 - -; If nonzero, close files as soon as there is either an explicit call to -; file_close, or when the file variable's scope is closed. When zero, a -; file opened in append mode is not closed in case it is immediately -; reopened in append mode; otherwise, the file will be closed at the -; point it is reopened. -; AppendClose = 1 - -; Control the number of hierarchical regions displayed as -; part of a signal name shown in the Wave window. -; A value of zero tells VSIM to display the full name. -; The default is 0. -; WaveSignalNameWidth = 0 - -; Turn off warnings when changing VHDL constants and generics -; Default is 1 to generate warning messages -; WarnConstantChange = 0 - -; Turn off warnings from accelerated versions of the std_logic_arith, -; std_logic_unsigned, and std_logic_signed packages. -; StdArithNoWarnings = 1 - -; Turn off warnings from accelerated versions of the IEEE numeric_std -; and numeric_bit packages. -; NumericStdNoWarnings = 1 - -; Use old-style (pre-6.6) VHDL FOR GENERATE statement iteration names -; in the design hierarchy. -; This style is controlled by the value of the GenerateFormat -; value described next. Default is to use new-style names, which -; comprise the generate statement label, '(', the value of the generate -; parameter, and a closing ')'. -; Set this to 1 to use old-style names. -; OldVhdlForGenNames = 1 - -; Control the format of the old-style VHDL FOR generate statement region -; name for each iteration. Do not quote the value. -; The format string here must contain the conversion codes %s and %d, -; in that order, and no other conversion codes. The %s represents -; the generate statement label; the %d represents the generate parameter value -; at a particular iteration (this is the position number if the generate parameter -; is of an enumeration type). Embedded whitespace is allowed (but discouraged); -; leading and trailing whitespace is ignored. -; Application of the format must result in a unique region name over all -; loop iterations for a particular immediately enclosing scope so that name -; lookup can function properly. The default is %s__%d. -; GenerateFormat = %s__%d - -; Enable more efficient logging of VHDL Variables. -; Logging VHDL variables without this enabled, while possible, is very -; inefficient. Enabling this will provide a more efficient logging methodology -; at the expense of more memory usage. By default this feature is disabled (0). -; To enabled this feature, set this variable to 1. -; VhdlVariableLogging = 1 - -; Enable logging of VHDL access type variables and their designated objects. -; This setting will allow both variables of an access type ("access variables") -; and their designated objects ("access objects") to be logged. Logging a -; variable of an access type will automatically also cause the designated -; object(s) of that variable to be logged as the simulation progresses. -; Further, enabling this allows access objects to be logged by name. By default -; this feature is disabled (0). To enable this feature, set this variable to 1. -; Enabling this will automatically enable the VhdlVariableLogging feature also. -; AccessObjDebug = 1 - -; Make each VHDL package in a PDU has its own separate copy of the package instead -; of sharing the package between PDUs. The default is to share packages. -; To ensure that each PDU has its own set of packages, set this variable to 1. -; VhdlSeparatePduPackage = 1 - -; Specify whether checkpoint files should be compressed. -; The default is 1 (compressed). -; CheckpointCompressMode = 0 - -; Specify gcc compiler used in the compilation of automatically generated DPI exportwrapper. -; Use custom gcc compiler located at this path rather than the default path. -; The path should point directly at a compiler executable. -; DpiCppPath = /bin/gcc -; -; Specify the compiler version from the list of support GNU compilers. -; examples 4.7.4, 5.3.0, 7.4.0 -; DpiCppInstall = 7.4.0 - -; Specify whether to enable SystemVerilog DPI "out-of-the-blue" calls. -; The term "out-of-the-blue" refers to SystemVerilog export function calls -; made from C functions that don't have the proper context setup -; (as is the case when running under "DPI-C" import functions). -; When this is enabled, one can call a DPI export function -; (but not task) from any C code. -; the setting of this variable can be one of the following values: -; 0 : dpioutoftheblue call is disabled (default) -; 1 : dpioutoftheblue call is enabled, but export call debug support is not available. -; 2 : dpioutoftheblue call is enabled, and limited export call debug support is available. -; DpiOutOfTheBlue = 1 - -; Specify whether continuous assignments are run before other normal priority -; processes scheduled in the same iteration. This event ordering minimizes race -; differences between optimized and non-optimized designs, and is the default -; behavior beginning with the 6.5 release. For pre-6.5 event ordering, set -; ImmediateContinuousAssign to 0. -; The default is 1 (enabled). -; ImmediateContinuousAssign = 0 - -; List of dynamically loaded objects for Verilog PLI applications -; Veriuser = veriuser.sl - -; Which default VPI object model should the tool conform to? -; The 1364 modes are Verilog-only, for backwards compatibility with older -; libraries, and SystemVerilog objects are not available in these modes. -; -; In the absence of a user-specified default, the tool default is the -; latest available LRM behavior. -; Options for PliCompatDefault are: -; VPI_COMPATIBILITY_VERSION_1364v1995 -; VPI_COMPATIBILITY_VERSION_1364v2001 -; VPI_COMPATIBILITY_VERSION_1364v2005 -; VPI_COMPATIBILITY_VERSION_1800v2005 -; VPI_COMPATIBILITY_VERSION_1800v2008 -; -; Synonyms for each string are also recognized: -; VPI_COMPATIBILITY_VERSION_1364v1995 (1995, 95, 1364v1995, 1364V1995, VL1995) -; VPI_COMPATIBILITY_VERSION_1364v2001 (2001, 01, 1364v2001, 1364V2001, VL2001) -; VPI_COMPATIBILITY_VERSION_1364v2005 (1364v2005, 1364V2005, VL2005) -; VPI_COMPATIBILITY_VERSION_1800v2005 (2005, 05, 1800v2005, 1800V2005, SV2005) -; VPI_COMPATIBILITY_VERSION_1800v2008 (2008, 08, 1800v2008, 1800V2008, SV2008) - - -; PliCompatDefault = VPI_COMPATIBILITY_VERSION_1800v2005 - -; Specify whether the Verilog system task $fopen or vpi_mcd_open() -; will create directories that do not exist when opening the file -; in "a" or "w" mode. -; The default is 0 (do not create non-existent directories) -; CreateDirForFileAccess = 1 - -; Specify default options for the restart command. Options can be one -; or more of: -force -nobreakpoint -nolist -nolog -nowave -noassertions -; DefaultRestartOptions = -force - - -; Specify default UVM-aware debug options if the vsim -uvmcontrol switch is not used. -; Valid options include: all, none, verbose, disable, struct, reseed, msglog, trlog, certe. -; Options can be enabled by just adding the name, or disabled by prefixing the option with a "-". -; The list of options must be delimited by commas, without spaces or tabs. -; -; Some examples -; To turn on all available UVM-aware debug features: -; UVMControl = all -; To turn on the struct window, mesage logging, and transaction logging: -; UVMControl = struct,msglog,trlog -; To turn on all options except certe: -; UVMControl = all,-certe -; To completely disable all UVM-aware debug functionality: -; UVMControl = disable - -; Specify the WildcardFilter setting. -; A space separated list of object types to be excluded when performing -; wildcard matches with log, wave, etc commands. The default value for this variable is: -; "Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile" -; See "Using the WildcardFilter Preference Variable" in the documentation for -; details on how to use this variable and for descriptions of the filter types. -WildcardFilter = Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile - -; Specify the WildcardSizeThreshold setting. -; This integer setting specifies the size at which objects will be excluded when -; performing wildcard matches with log, wave, etc commands. Objects of size equal -; to or greater than the WildcardSizeThreshold will be filtered out from the wildcard -; matches. The size is a simple calculation of number of bits or items in the object. -; The default value is 8k (8192). Setting this value to 0 will disable the checking -; of object size against this threshold and allow all objects of any size to be logged. -WildcardSizeThreshold = 8192 - -; Specify whether warning messages are output when objects are filtered out due to the -; WildcardSizeThreshold. The default is 0 (no messages generated). -WildcardSizeThresholdVerbose = 0 - -; Turn on (1) or off (0) WLF file compression. -; The default is 1 (compress WLF file). -; WLFCompress = 0 - -; Specify whether to save all design hierarchy (1) in the WLF file -; or only regions containing logged signals (0). -; The default is 0 (save only regions with logged signals). -; WLFSaveAllRegions = 1 - -; WLF file time limit. Limit WLF file by time, as closely as possible, -; to the specified amount of simulation time. When the limit is exceeded -; the earliest times get truncated from the file. -; If both time and size limits are specified the most restrictive is used. -; UserTimeUnits are used if time units are not specified. -; The default is 0 (no limit). Example: WLFTimeLimit = {100 ms} -; WLFTimeLimit = 0 - -; WLF file size limit. Limit WLF file size, as closely as possible, -; to the specified number of megabytes. If both time and size limits -; are specified then the most restrictive is used. -; The default is 0 (no limit). -; WLFSizeLimit = 1000 - -; Specify whether or not a WLF file should be deleted when the -; simulation ends. A value of 1 will cause the WLF file to be deleted. -; The default is 0 (do not delete WLF file when simulation ends). -; WLFDeleteOnQuit = 1 - -; Specify whether or not a WLF file should be optimized during -; simulation. If set to 0, the WLF file will not be optimized. -; The default is 1, optimize the WLF file. -; WLFOptimize = 0 - -; Specify the name of the WLF file. -; The default is vsim.wlf -; WLFFilename = vsim.wlf - -; Specify whether to lock the WLF file. -; Locking the file prevents other invocations of ModelSim/Questa tools from -; inadvertently overwriting the WLF file. -; The default is 1, lock the WLF file. -; WLFFileLock = 0 - -; Specify the update interval for the WLF file in live simulation. -; The interval is given in seconds. -; The value is the smallest interval between WLF file updates. The WLF file -; will be flushed (updated) after (at least) the interval has elapsed, ensuring -; that the data is correct when viewed from a separate viewer. -; A value of 0 means that no updating will occur. -; The default value is 10 seconds. -; WLFUpdateInterval = 10 - -; Specify the WLF cache size limit for WLF files. -; The value is given in megabytes. A value of 0 turns off the cache. -; On non-Windows platforms the default WLFCacheSize setting is 2000 (megabytes). -; On Windows, the default value is 1000 (megabytes) to help to avoid filling -; process memory. -; WLFSimCacheSize allows a different cache size to be set for a live simulation -; WLF file, independent of post-simulation WLF file viewing. If WLFSimCacheSize -; is not set, it defaults to the WLFCacheSize value. -; WLFCacheSize = 2000 -; WLFSimCacheSize = 500 - -; Specify the WLF file event collapse mode. -; 0 = Preserve all events and event order. (same as -wlfnocollapse) -; 1 = Only record values of logged objects at the end of a simulator iteration. -; (same as -wlfcollapsedelta) -; 2 = Only record values of logged objects at the end of a simulator time step. -; (same as -wlfcollapsetime) -; The default is 1. -; WLFCollapseMode = 0 - -; Specify whether WLF file logging can use threads on multi-processor machines. -; If 0, no threads will be used; if 1, threads will be used if the system has -; more than one processor. -; WLFUseThreads = 1 - -; Specify the size of objects that will trigger "large object" messages -; at log/wave/list time. The size calculation of the object is the same as that -; used by the WildcardSizeThreshold. The default LargeObjectSize size is 500,000. -; Setting LargeObjectSize to 0 will disable these messages. -; LargeObjectSize = 500000 - -; Specify the depth of stack frames returned by $stacktrace([level]). -; This depth will be picked up when the optional 'level' argument -; is not specified or its value is not a positive integer. -; StackTraceDepth = 100 - -; Turn on/off undebuggable SystemC type warnings. Default is on. -; ShowUndebuggableScTypeWarning = 0 - -; Turn on/off unassociated SystemC name warnings. Default is off. -; ShowUnassociatedScNameWarning = 1 - -; Turn on/off SystemC IEEE 1666 deprecation warnings. Default is off. -; ScShowIeeeDeprecationWarnings = 1 - -; Turn on/off the check for multiple drivers on a SystemC sc_signal. Default is off. -; For SystemC-2.3.2 the valid values are 0,1 and 2 -; 0 = SC_SIGNAL_WRITE_CHECK_DISABLE_ -; 1 = SC_SIGNAL_WRITE_CHECK_DEFAULT_ -; 2 = SC_SIGNAL_WRITE_CHECK_CONFLICT_ -; For SystemC-2.2 the valid values are 0 and 1 -; 0 = DISABLE -; 1 = ENABLE -; ScEnableScSignalWriteCheck = 1 - -; Set SystemC default time unit. -; Set to fs, ps, ns, us, ms, or sec with optional -; prefix of 1, 10, or 100. The default is 1 ns. -; The ScTimeUnit value is honored if it is coarser than Resolution. -; If ScTimeUnit is finer than Resolution, it is set to the value -; of Resolution. For example, if Resolution is 100ps and ScTimeUnit is ns, -; then the default time unit will be 1 ns. However if Resolution -; is 10 ns and ScTimeUnit is ns, then the default time unit will be 10 ns. -ScTimeUnit = ns - -; Set SystemC sc_main stack size. The stack size is set as an integer -; number followed by the unit which can be Kb(Kilo-byte), Mb(Mega-byte) or -; Gb(Giga-byte). Default is 10 Mb. The stack size for sc_main depends -; on the amount of data on the sc_main() stack and the memory required -; to succesfully execute the longest function call chain of sc_main(). -ScMainStackSize = 10 Mb - -; Set SystemC thread stack size. The stack size is set as an integer -; number followed by the unit which can be Kb(Kilo-byte), Mb(Mega-byte) or -; Gb(Giga-byte). The stack size for sc_thread depends -; on the amount of data on the sc_thread stack and the memory required -; to succesfully execute the thread. -; ScStackSize = 1 Mb - -; Turn on/off execution of remainder of sc_main upon quitting the current -; simulation session. If the cumulative length of sc_main() in terms of -; simulation time units is less than the length of the current simulation -; run upon quit or restart, sc_main() will be in the middle of execution. -; This switch gives the option to execute the remainder of sc_main upon -; quitting simulation. The drawback of not running sc_main till the end -; is memory leaks for objects created by sc_main. If on, the remainder of -; sc_main will be executed ignoring all delays. This may cause the simulator -; to crash if the code in sc_main is dependent on some simulation state. -; Default is on. -ScMainFinishOnQuit = 1 - -; Enable calling of the DPI export taks/functions from the -; SystemC start_of_simulation() callback. -; The default is off. -; EnableDpiSosCb = 1 - - -; Set the SCV relationship name that will be used to identify phase -; relations. If the name given to a transactor relation matches this -; name, the transactions involved will be treated as phase transactions -ScvPhaseRelationName = mti_phase - -; Customize the vsim kernel shutdown behavior at the end of the simulation. -; Some common causes of the end of simulation are $finish (implicit or explicit), -; sc_stop(), tf_dofinish(), and assertion failures. -; This should be set to "ask", "exit", or "stop". The default is "ask". -; "ask" -- In batch mode, the vsim kernel will abruptly exit. -; In GUI mode, a dialog box will pop up and ask for user confirmation -; whether or not to quit the simulation. -; "stop" -- Cause the simulation to stay loaded in memory. This can make some -; post-simulation tasks easier. -; "exit" -- The simulation will abruptly exit without asking for any confirmation. -; "final" -- Run SystemVerilog final blocks then behave as "stop". -; Note: This variable can be overridden with the vsim "-onfinish" command line switch. -OnFinish = ask - -; Print pending deferred assertion messages. -; Deferred assertion messages may be scheduled after the $finish in the same -; time step. Deferred assertions scheduled to print after the $finish are -; printed before exiting with severity level NOTE since it's not known whether -; the assertion is still valid due to being printed in the active region -; instead of the reactive region where they are normally printed. -; OnFinishPendingAssert = 1; - -; Print "simstats" result. Default is 0. -; 0 == do not print simstats -; 1 == print at end of simulation -; 2 == print at end of each run command and end of simulation -; PrintSimStats = 1 - -; Assertion File - alternate file for storing VHDL/PSL/Verilog assertion messages -; AssertFile = assert.log - -; Enable assertion counts. Default is off. -; AssertionCounts = 1 - -; Run simulator in assertion debug mode. Default is off. -; AssertionDebug = 1 - -; Turn on/off PSL/SVA/VHDL assertion enable. Default is on. -; AssertionEnable = 0 - -; Set PSL/SVA/VHDL concurrent assertion fail limit. Default is -1. -; Any positive integer, -1 for infinity. -; AssertionLimit = 1 - -; Turn on/off concurrent assertion pass log. Default is off. -; Assertion pass logging is only enabled when assertion is browseable -; and assertion debug is enabled. -; AssertionPassLog = 1 - -; Turn on/off PSL concurrent assertion fail log. Default is on. -; The flag does not affect SVA -; AssertionFailLog = 0 - -; Turn on/off SVA concurrent assertion local var printing in -assertdebug mode. Default is on. -; AssertionFailLocalVarLog = 0 - -; Set action type for PSL/SVA concurrent assertion fail action. Default is continue. -; 0 = Continue 1 = Break 2 = Exit -; AssertionFailAction = 1 - -; Enable the active thread monitor in the waveform display when assertion debug is enabled. -; AssertionActiveThreadMonitor = 1 - -; Control how many waveform rows will be used for displaying the active threads. Default is 5. -; AssertionActiveThreadMonitorLimit = 5 - -; Assertion thread limit after which assertion would be killed/switched off. -; The default is -1 (unlimited). If the number of threads for an assertion go -; beyond this limit, the assertion would be either switched off or killed. This -; limit applies to only assert directives. -;AssertionThreadLimit = -1 - -; Action to be taken once the assertion thread limit is reached. Default -; is kill. It can have a value of off or kill. In case of kill, all the existing -; threads are terminated and no new attempts are started. In case of off, the -; existing attempts keep on evaluating but no new attempts are started. This -; variable applies to only assert directives. -;AssertionThreadLimitAction = kill - -; Cover thread limit after which cover would be killed/switched off. -; The default is -1 (unlimited). If the number of threads for a cover go -; beyond this limit, the cover would be either switched off or killed. This -; limit applies to only cover directives. -;CoverThreadLimit = -1 - -; Action to be taken once the cover thread limit is reached. Default -; is kill. It can have a value of off or kill. In case of kill, all the existing -; threads are terminated and no new attempts are started. In case of off, the -; existing attempts keep on evaluating but no new attempts are started. This -; variable applies to only cover directives. -;CoverThreadLimitAction = kill - - -; By default immediate assertions do not participate in Assertion Coverage calculations -; unless they are executed. This switch causes all immediate assertions in the design -; to participate in Assertion Coverage calculations, whether attempted or not. -; UnattemptedImmediateAssertions = 0 - -; By default immediate covers participate in Coverage calculations -; whether they are attempted or not. This switch causes all unattempted -; immediate covers in the design to stop participating in Coverage -; calculations. -; UnattemptedImmediateCovers = 0 - -; By default pass action block is not executed for assertions on vacuous -; success. The following variable is provided to enable execution of -; pass action block on vacuous success. The following variable is only effective -; if the user does not disable pass action block execution by using either -; system tasks or CLI. Also there is a performance penalty for enabling -; the following variable. -;AssertionEnableVacuousPassActionBlock = 1 - -; As per strict 1850-2005 PSL LRM, an always property can either pass -; or fail. However, by default, Questa reports multiple passes and -; multiple fails on top always/never property (always/never operator -; is the top operator under Verification Directive). The reason -; being that Questa reports passes and fails on per attempt of the -; top always/never property. Use the following flag to instruct -; Questa to strictly follow LRM. With this flag, all assert/never -; directives will start an attempt once at start of simulation. -; The attempt can either fail, match or match vacuously. -; For e.g. if always is the top operator under assert, the always will -; keep on checking the property at every clock. If the property under -; always fails, the directive will be considered failed and no more -; checking will be done for that directive. A top always property, -; if it does not fail, will show a pass at end of simulation. -; The default value is '0' (i.e. zero is off). For example: -; PslOneAttempt = 1 - -; Specify the number of clock ticks to represent infinite clock ticks. -; This affects eventually!, until! and until_!. If at End of Simulation -; (EOS) an active strong-property has not clocked this number of -; clock ticks then neither pass or fail (vacuous match) is returned -; else respective fail/pass is returned. The default value is '0' (zero) -; which effectively does not check for clock tick condition. For example: -; PslInfinityThreshold = 5000 - -; Control how many thread start times will be preserved for ATV viewing for a given assertion -; instance. Default is -1 (ALL). -; ATVStartTimeKeepCount = -1 - -; Turn on/off code coverage -; CodeCoverage = 0 - -; This option applies to condition and expression coverage UDP tables. It -; has no effect unless UDP is enabled for coverage with vcom/vlog/vopt -coverudp. -; If this option is used and a match occurs in more than one row in the UDP table, -; none of the counts for all matching rows is incremented. By default, counts are -; incremented for all matching rows. -; CoverCountAll = 1 - -; Turn off automatic inclusion of VHDL integers in toggle coverage. Default -; is to include them. -; ToggleNoIntegers = 1 - -; Set the maximum number of values that are collected for toggle coverage of -; VHDL integers. Default is 100; -; ToggleMaxIntValues = 100 - -; Set the maximum number of values that are collected for toggle coverage of -; Verilog real. Default is 100; -; ToggleMaxRealValues = 100 - -; Turn on automatic inclusion of Verilog integers in toggle coverage, except -; for enumeration types. Default is to include them. -; ToggleVlogIntegers = 0 - -; Turn on automatic inclusion of Verilog real type in toggle coverage, except -; for shortreal types. Default is to not include them. -; ToggleVlogReal = 1 - -; Turn on automatic inclusion of Verilog fixed-size unpacked arrays, VHDL multi-d arrays -; and VHDL arrays-of-arrays in toggle coverage. -; Default is to not include them. -; ToggleFixedSizeArray = 1 - -; Increase or decrease the maximum size of Verilog unpacked fixed-size arrays, -; VHDL multi-d arrays and VHDL arrays-of-arrays that are included for toggle coverage. -; This leads to a longer simulation time with bigger arrays covered with toggle coverage. -; Default is 1024. -; ToggleMaxFixedSizeArray = 1024 - -; Treat Verilog multi-dimensional packed vectors and packed structures as equivalently sized -; one-dimensional packed vectors for toggle coverage. Default is 0. -; TogglePackedAsVec = 0 - -; Treat Verilog enumerated types as equivalently sized one-dimensional packed vectors for -; toggle coverage. Default is 0. -; ToggleVlogEnumBits = 0 - -; Turn off automatic inclusion of VHDL records in toggle coverage. -; Default is to include them. -; ToggleVHDLRecords = 0 - -; Limit the widths of registers automatically tracked for toggle coverage. Default is 128. -; For unlimited width, set to 0. -; ToggleWidthLimit = 128 - -; Limit the counts that are tracked for toggle coverage. When all edges for a bit have -; reached this count, further activity on the bit is ignored. Default is 1. -; For unlimited counts, set to 0. -; ToggleCountLimit = 1 - -; Change the mode of extended toggle coverage. Default is 3. Valid modes are 1, 2 and 3. -; Following is the toggle coverage calculation criteria based on extended toggle mode: -; Mode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z'). -; Mode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'. -; Mode 3: 0L->1H & 1H->0L & all 'Z' transitions. -; ExtendedToggleMode = 3 - -; Enable toggle statistics collection only for ports. Default is 0. -; TogglePortsOnly = 1 - -; Limit the counts that are tracked for Focussed Expression Coverage. When a bin has -; reached this count, further tracking of the input patterns linked to it is ignored. -; Default is 1. For unlimited counts, set to 0. -; NOTE: Changing this value from its default value may affect simulation performance. -; FecCountLimit = 1 - -; Limit the counts that are tracked for UDP Coverage. When a bin has -; reached this count, further tracking of the input patterns linked to it is ignored. -; Default is 1. For unlimited counts, set to 0. -; NOTE: Changing this value from its default value may affect simulation performance. -; UdpCountLimit = 1 - -; Control toggle coverage deglitching period. A period of 0, eliminates delta -; cycle glitches. This is the default. The value of ToggleDeglitchPeriod needs to be either -; 0 or a time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps". -; ToggleDeglitchPeriod = 10.0ps - -; Turn on/off all PSL/SVA cover directive enables. Default is on. -; CoverEnable = 0 - -; Turn on/off PSL/SVA cover log. Default is off "0". -; CoverLog = 1 - -; Set "at_least" value for all PSL/SVA cover directives. Default is 1. -; CoverAtLeast = 2 - -; Set "limit" value for all PSL/SVA cover directives. Default is -1. -; Any positive integer, -1 for infinity. -; CoverLimit = 1 - -; Specify the coverage database filename. -; Default is "" (i.e. database is NOT automatically saved on close). -; UCDBFilename = vsim.ucdb - -; Specify the maximum limit for the number of Cross (bin) products reported -; in XML and UCDB report against a Cross. A warning is issued if the limit -; is crossed. Default is zero. vsim switch -cvgmaxrptrhscross can override this -; setting. -; MaxReportRhsSVCrossProducts = 1000 - -; Specify the override for the "auto_bin_max" option for the Covergroups. -; If not specified then value from Covergroup "option" is used. -; SVCoverpointAutoBinMax = 64 - -; Specify the override for the value of "cross_num_print_missing" -; option for the Cross in Covergroups. If not specified then value -; specified in the "option.cross_num_print_missing" is used. This -; is a runtime option. NOTE: This overrides any "cross_num_print_missing" -; value specified by user in source file and any SVCrossNumPrintMissingDefault -; specified in modelsim.ini. -; SVCrossNumPrintMissing = 0 - -; Specify whether to use the value of "cross_num_print_missing" -; option in report and GUI for the Cross in Covergroups. If not specified then -; cross_num_print_missing is ignored for creating reports and displaying -; covergroups in GUI. Default is 0, which means ignore "cross_num_print_missing". -; UseSVCrossNumPrintMissing = 0 - -; Specify the threshold of Coverpoint wildcard bin value range size, above which -; a warning will be triggered. The default is 4K -- 12 wildcard bits. -; SVCoverpointWildCardBinValueSizeWarn = 4096 - -; Specify the override for the value of "strobe" option for the -; Covergroup Type. If not specified then value in "type_option.strobe" -; will be used. This is runtime option which forces "strobe" to -; user specified value and supersedes user specified values in the -; SystemVerilog Code. NOTE: This also overrides the compile time -; default value override specified using "SVCovergroupStrobeDefault" -; SVCovergroupStrobe = 0 - -; Override for explicit assignments in source code to "option.goal" of -; SystemVerilog covergroup, coverpoint, and cross. It also overrides the -; default value of "option.goal" (defined to be 100 in the SystemVerilog -; LRM) and the value of modelsim.ini variable "SVCovergroupGoalDefault". -; SVCovergroupGoal = 100 - -; Override for explicit assignments in source code to "type_option.goal" of -; SystemVerilog covergroup, coverpoint, and cross. It also overrides the -; default value of "type_option.goal" (defined to be 100 in the SystemVerilog -; LRM) and the value of modelsim.ini variable "SVCovergroupTypeGoalDefault". -; SVCovergroupTypeGoal = 100 - -; Enforce the 6.3 behavior of covergroup get_coverage() and get_inst_coverage() -; builtin functions, and report. This setting changes the default values of -; option.get_inst_coverage and type_option.merge_instances to ensure the 6.3 -; behavior if explicit assignments are not made on option.get_inst_coverage and -; type_option.merge_instances by the user. There are two vsim command line -; options, -cvg63 and -nocvg63 to override this setting from vsim command line. -; The default value of this variable from release 6.6 onwards is 0. This default -; drives compliance with the clarified behavior in the IEEE 1800-2009 standard. -; SVCovergroup63Compatibility = 0 - -; Enforce the default behavior of covergroup get_coverage() builtin function, GUI -; and report. This variable sets the default value of type_option.merge_instances. -; There are two vsim command line options, -cvgmergeinstances and -; -nocvgmergeinstances to override this setting from vsim command line. -; The default value of this variable, -1 (don't care), allows the tool to determine -; the effective value, based on factors related to capacity and optimization. -; The type_option.merge_instances appears in the GUI and coverage reports as either -; auto(1) or auto(0), depending on whether the effective value was determined to -; be a 1 or a 0. -; SVCovergroupMergeInstancesDefault = -1 - -; Enable or disable generation of more detailed information about the sampling -; of covergroup, cross, and coverpoints. It provides the details of the number -; of times the covergroup instance and type were sampled, as well as details -; about why covergroup, cross and coverpoint were not covered. A non-zero value -; is to enable this feature. 0 is to disable this feature. Default is 0 -; SVCovergroupSampleInfo = 0 - -; Specify the maximum number of Coverpoint bins in whole design for -; all Covergroups. -; MaxSVCoverpointBinsDesign = 2147483648 - -; Specify maximum number of Coverpoint bins in any instance of a Covergroup, default is 2^10 bins -; MaxSVCoverpointBinsInst = 1048576 - -; Specify the maximum number of Cross bins in whole design for -; all Covergroups. -; MaxSVCrossBinsDesign = 2147483648 - -; Specify maximum number of Cross bins in any instance of a Covergroup, default is 2^16 bins -; MaxSVCrossBinsInst = 67108864 - -; Specify whether vsim will collect the coverage data of zero-weight coverage items or not. -; By default, this variable is set 0, in which case option.no_collect setting will take effect. -; If this variable is set to 1, all zero-weight coverage items will not be saved. -; Note that the usage of vsim switch -cvgzwnocollect, if present, will override the setting -; of this variable. -; CvgZWNoCollect = 1 - -; Specify a space delimited list of double quoted TCL style -; regular expressions which will be matched against the text of all messages. -; If any regular expression is found to be contained within any message, the -; status for that message will not be propagated to the UCDB TESTSTATUS. -; If no match is detected, then the status will be propagated to the -; UCDB TESTSTATUS. More than one such regular expression text is allowed, -; and each message text is compared for each regular expression in the list. -; UCDBTestStatusMessageFilter = "Done with Test Bench" "Ignore .* message" - -; Set weight for all PSL/SVA cover directives. Default is 1. -; CoverWeight = 2 - -; Check vsim plusargs. Default is 0 (off). -; 0 = Don't check plusargs -; 1 = Warning on unrecognized plusarg -; 2 = Error and exit on unrecognized plusarg -; CheckPlusargs = 1 - -; Load the specified shared objects with the RTLD_GLOBAL flag. -; This gives global visibility to all symbols in the shared objects, -; meaning that subsequently loaded shared objects can bind to symbols -; in the global shared objects. The list of shared objects should -; be whitespace delimited. This option is not supported on the -; Windows or AIX platforms. -; GlobalSharedObjectList = example1.so example2.so example3.so - -; Generate the stub definitions for the undefined symbols in the shared libraries being -; loaded in the simulation. When this flow is turned on, the undefined symbols will not -; prevent vsim from loading. Calling undefined symbols at runtime will cause fatal error. -; The valid arguments are: on, off, verbose. -; on : turn on the automatic generation of stub definitions. -; off: turn off the flow. The undefined symbols will trigger an immediate load failure. -; verbose: Turn on the flow and report the undefined symbols for each shared library. -; NOTE: This variable can be overriden with vsim switch "-undefsyms". -; The default is on. -; -; UndefSyms = off - -; Enable the support for checkpointing foreign C/C++ libraries. -; The valid arguments are: 0, 1, 2 -; 0: off (default) -; 1: on (manually save/restore user shared library data) -; 2: auto (automatically save/restore user shared library data) -; This option is not supported on the Windows platforms. -; -; AllowCheckpointCpp = 2 - -; Initial seed for the random number generator of the root thread (SystemVerilog). -; NOTE: This variable can be overridden with the vsim "-sv_seed" command line switch. -; The default value is 0. -; Sv_Seed = 0 - -; Specify the solver "engine" that vsim will select for constrained random -; generation. -; Valid values are: -; "auto" - automatically select the best engine for the current -; constraint scenario -; "bdd" - evaluate all constraint scenarios using the BDD solver engine -; "act" - evaluate all constraint scenarios using the ACT solver engine -; While the BDD solver engine is generally efficient with constraint scenarios -; involving bitwise logical relationships, the ACT solver engine can exhibit -; superior performance with constraint scenarios involving large numbers of -; random variables related via arithmetic operators (+, *, etc). -; NOTE: This variable can be overridden with the vsim "-solveengine" command -; line switch. -; The default value is "auto". -; SolveEngine = auto - -; Specifies the maximum size that a dynamic array may be resized to by the -; solver. If the solver attempts to resize a dynamic array to a size greater -; than the specified limit, the solver will abort with an error. -; The default value is 10000. A value of 0 indicates no limit. -; SolveArrayResizeMax = 10000 - -; Specify error message severity when randomize() and randomize(null) failures -; are detected. -; -; Integer value up to two digits are allowed with each digit having the following legal values: -; 0 = No error 1 = Warning 2 = Error 3 = Failure 4 = Fatal -; -; 1) When a value with two digits is used, the digit at tenth place (leftmost digit) represents -; the severtity setting for normal randomize() calls. The digit at ones place (rightmost digit) -; represents the setting for randomize(null) calls. -; -; 2) When a single digit value is used, the setting is applied to both normal randomize() call -; and randomize(null) call. -; -; Example: Fatal error for randomize() failures and NO error for randomize(null) failures -; -solvefailseverity=40 -; -; NOTE: SolveFailSeverity can affect the behavior of SolveFailDebug. When SolveFailDebug is -; enabled, a constraint contradiction report will be displayed for randomize() calls that -; have a message severity >= warning (i.e. constraint contradiction reports will not be -; generated for randomize() calls having a "no error" severity level) -; -; NOTE: This variable can be overridden with the vsim "-solvefailseverity" command -; line switch. -; -; The default is 1 (warning). -; SolveFailSeverity = 1 - -; Error message severity for suppressible errors that are detected in a -; solve/before constraint. -; 0 = No error 1 = Warning 2 = Error 3 = Failure 4 = Fatal -; NOTE: This variable can be overridden with the vsim "-solvebeforeerrorseverity" -; command line switch. -; The default is 3 (failure). -; SolveBeforeErrorSeverity = 3 - -; Error message severity for suppressible errors that are related to -; solve engine capacity limits -; 0 = No error 1 = Warning 2 = Error 3 = Failure 4 = Fatal -; NOTE: This variable can be overridden with the vsim "-solveengineerrorseverity" -; command line switch. -; The default is 3 (failure). -; SolveEngineErrorSeverity = 3 - -; Enable/disable constraint conflicts on randomize() failure -; Valid values: -; 0 - disable solvefaildebug -; 1 - basic debug (no performance penalty) -; 2 - enhanced debug (runtime performance penalty) -; -; NOTE: SolveFailSeverity can affect the behavior of SolveFailDebug. When SolveFailDebug is -; enabled, a constraint contradiction report will be displayed for randomize() calls that -; have a message severity >= warning (i.e. constraint contradiction reports will not be -; generated for randomize() calls having a "no error" severity level) -; -; NOTE: This variable can be overridden with the vsim "-solvefaildebug" command -; line switch. -; -; The default is 1 (basic debug). -; SolveFailDebug = 1 - -; Upon encountering a randomize() failure, generate a simplified testcase that -; will reproduce the failure. Optionally output the testcase to a file. -; Testcases for 'no-solution' failures will only be produced if SolveFailDebug -; is enabled (see above). -; NOTE: This variable can be overridden with the vsim "-solvefailtestcase" -; command line switch. -; The default is OFF (do not generate a testcase). To enable testcase -; generation, uncomment this variable. To redirect testcase generation to a -; file, specify the name of the output file. -; SolveFailTestcase = - -; Specify solver timeout threshold (in seconds). randomize() will fail if the -; CPU time required to evaluate any randset exceeds the specified timeout. -; The default value is 500. A value of 0 will disable timeout failures. -; SolveTimeout = 500 - -; Specify the alternative behavior during solver replay. Must be used when combined with -solvereplay switch. -; SolveReplayOpt=[+|-][,[+|-]]*" -' Valid settings: -; validate : toggle the checking of value changes of non-random variables involved in randomize(). (default is off)" -; SolveReplayOpt=validate - -; Specify the maximum size of the solution graph generated by the BDD solver. -; This value can be used to force the BDD solver to abort the evaluation of a -; complex constraint scenario that cannot be evaluated with finite memory. -; This value is specified in 1000s of nodes. -; The default value is 10000. A value of 0 indicates no limit. -; SolveGraphMaxSize = 10000 - -; Specify the maximum number of evaluations that may be performed on the -; solution graph by the BDD solver. This value can be used to force the BDD -; solver to abort the evaluation of a complex constraint scenario that cannot -; be evaluated in finite time. This value is specified in 10000s of evaluations. -; The default value is 10000. A value of 0 indicates no limit. -; SolveGraphMaxEval = 10000 - -; Specify random sequence compatiblity with a prior release. This -; option is used to get the same random sequences during simulation as -; as a prior release. Only prior releases with the same major version -; as the current release are allowed. -; NOTE: Only those random sequence changes due to solver optimizations are -; reverted by this variable. Random sequence changes due to solver bugfixes -; cannot be un-done. -; NOTE: This variable can be overridden with the vsim "-solverev" command -; line switch. -; Default value set to "" (no compatibility). -; SolveRev = - -; Environment variable expansion of command line arguments has been depricated -; in favor shell level expansion. Universal environment variable expansion -; inside -f files is support and continued support for MGC Location Maps provide -; alternative methods for handling flexible pathnames. -; The following line may be uncommented and the value set to 1 to re-enable this -; deprecated behavior. The default value is 0. -; DeprecatedEnvironmentVariableExpansion = 0 - -; Specify the memory threshold for the System Verilog garbage collector. -; The value is the number of megabytes of class objects that must accumulate -; before the garbage collector is run. -; The GCThreshold setting is used when class debug mode is disabled to allow -; less frequent garbage collection and better simulation performance. -; The GCThresholdClassDebug setting is used when class debug mode is enabled -; to allow for more frequent garbage collection. -; GCThreshold = 100 -; GCThresholdClassDebug = 5 - -; Turn on/off collapsing of bus ports in VCD dumpports output -DumpportsCollapse = 1 - -; Location of Multi-Level Verification Component (MVC) installation. -; The default location is the product installation directory. -MvcHome = $QUESTA_MVC_HOME - -; Location of InFact installation. The default is $MODEL_TECH/../../infact -; -; InFactHome = $MODEL_TECH/../../infact - -; Initialize SystemVerilog enums using the base type's default value -; instead of the leftmost value. -; EnumBaseInit = 1 - -; Suppress file type registration. -; SuppressFileTypeReg = 1 - -; Enable/disable non-LRM compliant SystemVerilog language extensions. -; Valid extensions are: -; altdpiheader - Alternative style function signature generated in DPI header", -; cfce - generate an error if $cast fails as a function -; cfmt - C like formatting for specifiers with '#' prefix ('%#x', '%#h') -; dfsp - sets default format specifier as %p, if no format specifier is given for unpacked array in $display and related systasks -; expdfmt - enable format string extensions for $display/$sformatf -; extscan - support values greater than 32 bit for string builtin methods (atohex, atobin, atooct, atoi) -; fmtcap - prints capital hex digits with %X/%H in display calls -; iddp - ignore DPI disable protocol check -; lfmt - zero-pad data if '0' prefixes width in format specifier (e.g. "%04h") -; noexptc - ignore DPI export type name overloading check -; realrand - support randomize() with real variables and constraints (Default) -; SvExtensions = [+|-][,[+|-]*] - -; Enable/disable non-LRM compliant SystemVerilog constrained-random language extensions. -; Valid extensions are: -; arraymode - consider rand_mode of unpacked array field independently from its elements -; deepcheck - allow randomize(null) to recursively consider constraints from member rand class handles (Default) -; funcback - enable function backtracking (ACT only) -; genmodseedfix - enable LRM-compliant seeding of module/interface instances under for-generate blocks (Default) -; nodist - interpret 'dist' constraint as 'inside' (ACT only) -; noorder - ignore solve/before ordering constraints (ACT only) -; pathseed - enable unique seeding of module instances based on hierarchical path name -; prerandfirst - execute all pre_randomize() functions before evaluating any constraints -; promotedist - promote priority of 'dist' constraint if LHS has no solve/before -; purecheck - suppress pre_randomize() and post_randomize() calls for randomize(null) -; randindex - allow random index in constraint (Default) -; randstruct - consider all fields of unpacked structs as 'rand' -; skew - skew randomize results (ACT only) -; strictstab - strict random stability -; SvRandExtensions = [+|-][,[+|-]*] - -; Controls the formatting of '%p' and '%P' conversion specification, used in $display -; and similar system tasks. -; 1. SVPrettyPrintFlags=I use spaces(S) or tabs(T) per indentation level. -; The 'I' flag when present causes relevant data types to be expanded and indented into -; a more readable format. -; (e.g. SVPrettyPrintFlags=I4S will cause 4 spaces to be used per indentation level). -; 2. SVPrettyPrintFlags=L limits the output to lines. -; (e.g. SVPrettyPrintFlags=L20 will limit the output to 20 lines). -; 3. SVPrettyPrintFlags=C limits the output to characters. -; (e.g. SVPrettyPrintFlags=C256 will limit the output to 256 characters). -; 4. SVPrettyPrintFlags=F limits the output to of relevant datatypes -; (e.g. SVPrettyPrintFlags=F4 will limit the output to 4 fields of a structure). -; 5. SVPrettyPrintFlags=E limits the output to of relevant datatypes -; (e.g. SVPrettyPrintFlags=E50 will limit the output to 50 elements of an array). -; 6. SVPrettyPrintFlags=D suppresses the output of sub-elements below . -; (e.g. SVPrettyPrintFlags=D5 will suppresses the output of sub elements below a depth of 5). -; 7. SVPrettyPrintFlags=R shows the output of specifier %p as per the specifed radix. -; It changes the output in $display and similar systasks. It does not affect formatted output functions ($displayh etc)). -; (e.g. SVPrettyPrintFlags=Rb will show the output of %p specifier in binary format. -; 8. Items 1-7 above can be combined as a comma separated list. -; (e.g. SVPrettyPrintFlags=I4S,L20,C256,F4,E50,D5,Rb) -; SVPrettyPrintFlags=I4S - -[lmc] -; The simulator's interface to Logic Modeling's SmartModel SWIFT software -libsm = $MODEL_TECH/libsm.sl -; The simulator's interface to Logic Modeling's SmartModel SWIFT software (Windows NT) -; libsm = $MODEL_TECH/libsm.dll -; Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700) -; libswift = $LMC_HOME/lib/hp700.lib/libswift.sl -; Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000) -; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o -; Logic Modeling's SmartModel SWIFT software (Sun4 Solaris) -; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so -; Logic Modeling's SmartModel SWIFT software (Windows NT) -; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll -; Logic Modeling's SmartModel SWIFT software (non-Enterprise versions of Linux) -; libswift = $LMC_HOME/lib/x86_linux.lib/libswift.so -; Logic Modeling's SmartModel SWIFT software (Enterprise versions of Linux) -; libswift = $LMC_HOME/lib/linux.lib/libswift.so - -; The simulator's interface to Logic Modeling's hardware modeler SFI software -libhm = $MODEL_TECH/libhm.sl -; The simulator's interface to Logic Modeling's hardware modeler SFI software (Windows NT) -; libhm = $MODEL_TECH/libhm.dll -; Logic Modeling's hardware modeler SFI software (HP 9000 Series 700) -; libsfi = /lib/hp700/libsfi.sl -; Logic Modeling's hardware modeler SFI software (IBM RISC System/6000) -; libsfi = /lib/rs6000/libsfi.a -; Logic Modeling's hardware modeler SFI software (Sun4 Solaris) -; libsfi = /lib/sun4.solaris/libsfi.so -; Logic Modeling's hardware modeler SFI software (Windows NT) -; libsfi = /lib/pcnt/lm_sfi.dll -; Logic Modeling's hardware modeler SFI software (Linux) -; libsfi = /lib/linux/libsfi.so - -[msg_system] -; Change a message severity or suppress a message. -; The format is: = [,...] -; suppress can be used to achieve +nowarn functionality -; The format is: suppress = ,,[,,...] -; Examples: -suppress = 8780 ;an explanation can be had by running: verror 8780 -; note = 3009 -; warning = 3033 -; error = 3010,3016 -; fatal = 3016,3033 -; suppress = 3009,3016,3601 -; suppress = 3009,CNNODP,3601,TFMPC -; suppress = 8683,8684 -; The command verror can be used to get the complete -; description of a message. - -; Control transcripting of Verilog display system task messages and -; PLI/FLI print function call messages. The system tasks include -; $display[bho], $strobe[bho], $monitor[bho], and $write[bho]. They -; also include the analogous file I/O tasks that write to STDOUT -; (i.e. $fwrite or $fdisplay). The PLI/FLI calls include io_printf, -; vpi_printf, mti_PrintMessage, and mti_PrintFormatted. The default -; is to have messages appear only in the transcript. The other -; settings are to send messages to the wlf file only (messages that -; are recorded in the wlf file can be viewed in the MsgViewer) or -; to both the transcript and the wlf file. The valid values are -; tran {transcript only (default)} -; wlf {wlf file only} -; both {transcript and wlf file} -; displaymsgmode = tran - -; Control transcripting of elaboration/runtime messages not -; addressed by the displaymsgmode setting. The default is to -; have messages appear only in the transcript. The other settings -; are to send messages to the wlf file only (messages that are -; recorded in the wlf file can be viewed in the MsgViewer) or to both -; the transcript and the wlf file. The valid values are -; tran {transcript only (default)} -; wlf {wlf file only} -; both {transcript and wlf file} -; msgmode = tran - -; Controls number of displays of a particluar message -; default value is 5 -; MsgLimitCount = 5 - -[utils] -; Default Library Type (while creating a library with "vlib") -; 0 - legacy library using subdirectories for design units -; 2 - flat library -; DefaultLibType = 2 - -; Flat Library Page Size (while creating a library with "vlib") -; Set the size in bytes for flat library file pages. Libraries containing -; very large files may benefit from a larger value. -; FlatLibPageSize = 8192 - -; Flat Library Page Cleanup Percentage (while creating a library with "vlib") -; Set the percentage of total pages deleted before library cleanup can occur. -; This setting is applied together with FlatLibPageDeleteThreshold. -; FlatLibPageDeletePercentage = 50 - -; Flat Library Page Cleanup Threshold (while creating a library with "vlib") -; Set the number of pages deleted before library cleanup can occur. -; This setting is applied together with FlatLibPageDeletePercentage. -; FlatLibPageDeleteThreshold = 1000 - - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/selectio_lvds_tx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/selectio_lvds_tx.sh deleted file mode 100644 index 92defc70..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/selectio_lvds_tx.sh +++ /dev/null @@ -1,167 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_tx.sh -# Simulator : Mentor Graphics ModelSim Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 17:32:07 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_tx.sh [-help] -# usage: selectio_lvds_tx.sh [-lib_map_path] -# usage: selectio_lvds_tx.sh [-noclean_files] -# usage: selectio_lvds_tx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_tx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - - -# Script info -echo -e "selectio_lvds_tx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - source compile.do 2>&1 | tee -a compile.log - -} - -# RUN_STEP: -simulate() -{ - vsim -64 -c -do "do {simulate.do}" -l simulate.log -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - copy_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - copy_setup_file $2 - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Copy modelsim.ini file -copy_setup_file() -{ - file="modelsim.ini" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - else - lib_map_path="C:/Mentor/CompLib/2019.1.3" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - cp $src_file . - fi -} - -# Create design library directory -create_lib_dir() -{ - lib_dir="modelsim_lib" - if [[ -e $lib_dir ]]; then - rm -rf $lib_dir - fi - - mkdir $lib_dir - -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(compile.log elaborate.log simulate.log vsim.wlf modelsim_lib) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_tx.sh [-help]\n\ -Usage: selectio_lvds_tx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_tx.sh [-reset_run]\n\ -Usage: selectio_lvds_tx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/selectio_lvds_tx.udo b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/selectio_lvds_tx.udo deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/simulate.do deleted file mode 100644 index b02f3576..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/simulate.do +++ /dev/null @@ -1,16 +0,0 @@ -onbreak {quit -f} -onerror {quit -f} - -vsim -voptargs="+acc" -t 1ps -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.selectio_lvds_tx xil_defaultlib.glbl - -do {wave.do} - -view wave -view structure -view signals - -do {selectio_lvds_tx.udo} - -run -all - -quit -force diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/wave.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/wave.do deleted file mode 100644 index 70157b0c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/modelsim/wave.do +++ /dev/null @@ -1,2 +0,0 @@ -add wave * -add wave /glbl/GSR diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/README.txt deleted file mode 100644 index 9e224e68..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 17:32:07 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_tx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_tx.sh' script. - -./selectio_lvds_tx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_tx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_tx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/compile.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/compile.do deleted file mode 100644 index 03db5d0e..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/compile.do +++ /dev/null @@ -1,23 +0,0 @@ -vlib questa_lib/work -vlib questa_lib/msim - -vlib questa_lib/msim/xil_defaultlib -vlib questa_lib/msim/xpm - -vmap xil_defaultlib questa_lib/msim/xil_defaultlib -vmap xpm questa_lib/msim/xpm - -vlog -work xil_defaultlib -64 -sv \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ - -vcom -work xpm -64 -93 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ - -vlog -work xil_defaultlib -64 \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx.v" \ - -vlog -work xil_defaultlib \ -"glbl.v" - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/elaborate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/elaborate.do deleted file mode 100644 index b83fde90..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/elaborate.do +++ /dev/null @@ -1 +0,0 @@ -vopt -64 +acc -l elaborate.log -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.selectio_lvds_tx xil_defaultlib.glbl -o selectio_lvds_tx_opt diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/file_info.txt deleted file mode 100644 index eddbf85c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_tx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v, -selectio_lvds_tx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/selectio_lvds_tx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/selectio_lvds_tx.sh deleted file mode 100644 index ce28d77d..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/selectio_lvds_tx.sh +++ /dev/null @@ -1,174 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_tx.sh -# Simulator : Mentor Graphics Questa Advanced Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 17:32:07 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_tx.sh [-help] -# usage: selectio_lvds_tx.sh [-lib_map_path] -# usage: selectio_lvds_tx.sh [-noclean_files] -# usage: selectio_lvds_tx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_tx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - - -# Script info -echo -e "selectio_lvds_tx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - elaborate - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - source compile.do 2>&1 | tee -a compile.log - -} - -# RUN_STEP: -elaborate() -{ - source elaborate.do 2>&1 | tee -a elaborate.log -} - -# RUN_STEP: -simulate() -{ - vsim -64 -c -do "do {simulate.do}" -l simulate.log -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - copy_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - copy_setup_file $2 - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Copy modelsim.ini file -copy_setup_file() -{ - file="modelsim.ini" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - else - lib_map_path="D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - cp $src_file . - fi -} - -# Create design library directory -create_lib_dir() -{ - lib_dir="questa_lib" - if [[ -e $lib_dir ]]; then - rm -rf $lib_dir - fi - - mkdir $lib_dir - -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(compile.log elaborate.log simulate.log vsim.wlf questa_lib) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_tx.sh [-help]\n\ -Usage: selectio_lvds_tx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_tx.sh [-reset_run]\n\ -Usage: selectio_lvds_tx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/selectio_lvds_tx.udo b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/selectio_lvds_tx.udo deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/simulate.do deleted file mode 100644 index 86367bfa..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/simulate.do +++ /dev/null @@ -1,16 +0,0 @@ -onbreak {quit -f} -onerror {quit -f} - -vsim -t 1ps -lib xil_defaultlib selectio_lvds_tx_opt - -do {wave.do} - -view wave -view structure -view signals - -do {selectio_lvds_tx.udo} - -run -all - -quit -force diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/wave.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/wave.do deleted file mode 100644 index 70157b0c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/questa/wave.do +++ /dev/null @@ -1,2 +0,0 @@ -add wave * -add wave /glbl/GSR diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/README.txt deleted file mode 100644 index 9e224e68..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 17:32:07 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_tx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_tx.sh' script. - -./selectio_lvds_tx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_tx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_tx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/compile.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/compile.do deleted file mode 100644 index 3b4ef4cf..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/compile.do +++ /dev/null @@ -1,23 +0,0 @@ -vlib work -vlib riviera - -vlib riviera/xil_defaultlib -vlib riviera/xpm - -vmap xil_defaultlib riviera/xil_defaultlib -vmap xpm riviera/xpm - -vlog -work xil_defaultlib -sv2k12 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ - -vcom -work xpm -93 \ -"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ - -vlog -work xil_defaultlib -v2k5 \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx.v" \ - -vlog -work xil_defaultlib \ -"glbl.v" - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/file_info.txt deleted file mode 100644 index eddbf85c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_tx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v, -selectio_lvds_tx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/selectio_lvds_tx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/selectio_lvds_tx.sh deleted file mode 100644 index 104c1667..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/selectio_lvds_tx.sh +++ /dev/null @@ -1,153 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_tx.sh -# Simulator : Aldec Riviera-PRO Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 17:32:07 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_tx.sh [-help] -# usage: selectio_lvds_tx.sh [-lib_map_path] -# usage: selectio_lvds_tx.sh [-noclean_files] -# usage: selectio_lvds_tx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_tx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - - -# Script info -echo -e "selectio_lvds_tx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - source compile.do 2>&1 | tee -a compile.log - -} - -# RUN_STEP: -simulate() -{ - runvsimsa -l simulate.log -do "do {simulate.do}" -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - map_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - map_setup_file $2 - esac - - # Add any setup/initialization commands here:- - - # - -} - -# Map library.cfg file -map_setup_file() -{ - file="library.cfg" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - else - lib_map_path="D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - if [[ -e $src_file ]]; then - vmap -link $lib_map_path - fi - fi -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(compile.log elaboration.log simulate.log dataset.asdb work riviera) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_tx.sh [-help]\n\ -Usage: selectio_lvds_tx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_tx.sh [-reset_run]\n\ -Usage: selectio_lvds_tx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/selectio_lvds_tx.udo b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/selectio_lvds_tx.udo deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/simulate.do deleted file mode 100644 index 934173ec..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/simulate.do +++ /dev/null @@ -1,17 +0,0 @@ -onbreak {quit -force} -onerror {quit -force} - -asim -t 1ps +access +r +m+selectio_lvds_tx -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip -O5 xil_defaultlib.selectio_lvds_tx xil_defaultlib.glbl - -do {wave.do} - -view wave -view structure - -do {selectio_lvds_tx.udo} - -run -all - -endsim - -quit -force diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/wave.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/wave.do deleted file mode 100644 index 70157b0c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/riviera/wave.do +++ /dev/null @@ -1,2 +0,0 @@ -add wave * -add wave /glbl/GSR diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/README.txt deleted file mode 100644 index 9e224e68..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 17:32:07 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_tx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_tx.sh' script. - -./selectio_lvds_tx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_tx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_tx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/file_info.txt deleted file mode 100644 index eddbf85c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_tx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v, -selectio_lvds_tx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/selectio_lvds_tx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/selectio_lvds_tx.sh deleted file mode 100644 index 8bc40400..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/selectio_lvds_tx.sh +++ /dev/null @@ -1,230 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_tx.sh -# Simulator : Synopsys Verilog Compiler Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 17:32:07 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_tx.sh [-help] -# usage: selectio_lvds_tx.sh [-lib_map_path] -# usage: selectio_lvds_tx.sh [-noclean_files] -# usage: selectio_lvds_tx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_tx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - -# Directory path for design sources and include directories (if any) wrt this path -ref_dir="." - -# Override directory with 'export_sim_ref_dir' env path value if set in the shell -if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then - ref_dir="$export_sim_ref_dir" -fi - -# Command line options -vlogan_opts="-full64" -vhdlan_opts="-full64" -vcs_elab_opts="-full64 -debug_pp -t ps -licqueue -l elaborate.log" -vcs_sim_opts="-ucli -licqueue -l simulate.log" - -# Design libraries -design_libs=(xil_defaultlib xpm) - -# Simulation root library directory -sim_lib_dir="vcs_lib" - -# Script info -echo -e "selectio_lvds_tx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - elaborate - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - vlogan -work xil_defaultlib $vlogan_opts -sverilog \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ - 2>&1 | tee -a vlogan.log - - vhdlan -work xpm $vhdlan_opts \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ - 2>&1 | tee -a vhdlan.log - - vlogan -work xil_defaultlib $vlogan_opts +v2k \ - "$ref_dir/../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v" \ - "$ref_dir/../../../ip/selectio_lvds_tx/selectio_lvds_tx.v" \ - 2>&1 | tee -a vlogan.log - - - vlogan -work xil_defaultlib $vlogan_opts +v2k \ - glbl.v \ - 2>&1 | tee -a vlogan.log - -} - -# RUN_STEP: -elaborate() -{ - vcs $vcs_elab_opts xil_defaultlib.selectio_lvds_tx xil_defaultlib.glbl -o selectio_lvds_tx_simv -} - -# RUN_STEP: -simulate() -{ - ./selectio_lvds_tx_simv $vcs_sim_opts -do simulate.do -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - create_lib_mappings $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - create_lib_mappings $2 - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Define design library mappings -create_lib_mappings() -{ - file="synopsys_sim.setup" - if [[ -e $file ]]; then - if [[ ($1 == "") ]]; then - return - else - rm -rf $file - fi - fi - - touch $file - - lib_map_path="" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - fi - - for (( i=0; i<${#design_libs[*]}; i++ )); do - lib="${design_libs[i]}" - mapping="$lib:$sim_lib_dir/$lib" - echo $mapping >> $file - done - - if [[ ($lib_map_path != "") ]]; then - incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup" - echo $incl_ref >> $file - fi -} - -# Create design library directory paths -create_lib_dir() -{ - if [[ -e $sim_lib_dir ]]; then - rm -rf $sim_lib_dir - fi - - for (( i=0; i<${#design_libs[*]}; i++ )); do - lib="${design_libs[i]}" - lib_dir="$sim_lib_dir/$lib" - if [[ ! -e $lib_dir ]]; then - mkdir -p $lib_dir - fi - done -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(ucli.key selectio_lvds_tx_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log 64 AN.DB csrc selectio_lvds_tx_simv.daidir) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_tx.sh [-help]\n\ -Usage: selectio_lvds_tx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_tx.sh [-reset_run]\n\ -Usage: selectio_lvds_tx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/simulate.do b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/simulate.do deleted file mode 100644 index 58afc787..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/vcs/simulate.do +++ /dev/null @@ -1,2 +0,0 @@ -run -quit diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/README.txt deleted file mode 100644 index 03fedd1b..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/README.txt +++ /dev/null @@ -1,48 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 17:32:07 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_tx.sh - -This command will launch the 'execute' function for the single-step flow. This -function is called from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_tx.sh' script. - -./selectio_lvds_tx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_tx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_tx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/file_info.txt deleted file mode 100644 index eddbf85c..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/file_info.txt +++ /dev/null @@ -1,6 +0,0 @@ -xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv, -xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv, -xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd, -selectio_lvds_tx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v, -selectio_lvds_tx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/run.f b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/run.f deleted file mode 100644 index 36638505..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/run.f +++ /dev/null @@ -1,15 +0,0 @@ --makelib xcelium_lib/xil_defaultlib -sv \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \ --endlib --makelib xcelium_lib/xpm \ - "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \ --endlib --makelib xcelium_lib/xil_defaultlib \ - "../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v" \ - "../../../ip/selectio_lvds_tx/selectio_lvds_tx.v" \ --endlib --makelib xcelium_lib/xil_defaultlib \ - glbl.v --endlib - diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/selectio_lvds_tx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/selectio_lvds_tx.sh deleted file mode 100644 index 2879c179..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xcelium/selectio_lvds_tx.sh +++ /dev/null @@ -1,175 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_tx.sh -# Simulator : Cadence Xcelium Parallel Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 17:32:07 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_tx.sh [-help] -# usage: selectio_lvds_tx.sh [-lib_map_path] -# usage: selectio_lvds_tx.sh [-noclean_files] -# usage: selectio_lvds_tx.sh [-reset_run] -# -# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the -# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the -# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch -# that points to these libraries and rerun export_simulation. For more information about this switch please -# type 'export_simulation -help' in the Tcl shell. -# -# You can also point to the simulation libraries by either replacing the in this -# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when -# executing this script. Please type 'selectio_lvds_tx.sh -help' for more information. -# -# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)' -# -#********************************************************************************************************* - -# Directory path for design sources and include directories (if any) wrt this path -ref_dir="." - -# Override directory with 'export_sim_ref_dir' env path value if set in the shell -if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then - ref_dir="$export_sim_ref_dir" -fi - -# Set the compiled library directory -ref_lib_dir="." - -# Command line options -xrun_opts="-64bit -v93 -relax -access +rwc -namemap_mixgen" - -# Design libraries -design_libs=(xil_defaultlib xpm) - -# Simulation root library directory -sim_lib_dir="xcelium_lib" - -# Script info -echo -e "selectio_lvds_tx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - execute -} - -# RUN_STEP: -execute() -{ - xrun $xrun_opts \ - -reflib "$ref_lib_dir/unisim:unisim" \ - -reflib "$ref_lib_dir/unisims_ver:unisims_ver" \ - -reflib "$ref_lib_dir/secureip:secureip" \ - -reflib "$ref_lib_dir/unimacro:unimacro" \ - -reflib "$ref_lib_dir/unimacro_ver:unimacro_ver" \ - -top xil_defaultlib.selectio_lvds_tx \ - -f run.f \ - -top glbl \ - glbl.v -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - else - ref_lib_dir=$2 - fi - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - esac - - create_lib_dir - - # Add any setup/initialization commands here:- - - # - -} - -# Create design library directory paths -create_lib_dir() -{ - if [[ -e $sim_lib_dir ]]; then - rm -rf $sim_lib_dir - fi - - for (( i=0; i<${#design_libs[*]}; i++ )); do - lib="${design_libs[i]}" - lib_dir="$sim_lib_dir/$lib" - if [[ ! -e $lib_dir ]]; then - mkdir -p $lib_dir - fi - done -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(xmsim.key xrun.key xrun.log waves.shm xrun.history .simvision xcelium.d xcelium) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done - - create_lib_dir -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_tx.sh [-help]\n\ -Usage: selectio_lvds_tx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_tx.sh [-reset_run]\n\ -Usage: selectio_lvds_tx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/README.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/README.txt deleted file mode 100644 index 9e224e68..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/README.txt +++ /dev/null @@ -1,49 +0,0 @@ -################################################################################ -# Vivado (TM) v2019.1.3 (64-bit) -# -# README.txt: Please read the sections below to understand the steps required to -# run the exported script and information about the source files. -# -# Generated by export_simulation on Sun Mar 19 17:32:07 +0800 2023 -# -################################################################################ - -1. How to run the generated simulation script:- - -From the shell prompt in the current directory, issue the following command:- - -./selectio_lvds_tx.sh - -This command will launch the 'compile', 'elaborate' and 'simulate' functions -implemented in the script file for the 3-step flow. These functions are called -from the main 'run' function in the script file. - -The 'run' function first executes the 'setup' function, the purpose of which is to -create simulator specific setup files, create design library mappings and library -directories and copy 'glbl.v' from the Vivado software install location into the -current directory. - -The 'setup' function is also used for removing the simulator generated data in -order to reset the current directory to the original state when export_simulation -was launched from Vivado. This generated data can be removed by specifying the -'-reset_run' switch to the './selectio_lvds_tx.sh' script. - -./selectio_lvds_tx.sh -reset_run - -To keep the generated data from the previous run but regenerate the setup files and -library directories, use the '-noclean_files' switch. - -./selectio_lvds_tx.sh -noclean_files - -For more information on the script, please type './selectio_lvds_tx.sh -help'. - -2. Additional design information files:- - -export_simulation generates following additional file that can be used for fetching -the design files information or for integrating with external custom scripts. - -Name : file_info.txt -Purpose: This file contains detail design file information based on the compile order - when export_simulation was executed from Vivado. The file contains information - about the file type, name, whether it is part of the IP, associated library - and the file path information. diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/cmd.tcl b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/cmd.tcl deleted file mode 100644 index eef7a0f0..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/cmd.tcl +++ /dev/null @@ -1,12 +0,0 @@ -set curr_wave [current_wave_config] -if { [string length $curr_wave] == 0 } { - if { [llength [get_objects]] > 0} { - add_wave / - set_property needs_save false [current_wave_config] - } else { - send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." - } -} - -run -all -quit diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/elab.opt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/elab.opt deleted file mode 100644 index 931a8002..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/elab.opt +++ /dev/null @@ -1 +0,0 @@ ---relax --debug typical --mt auto -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot selectio_lvds_tx xil_defaultlib.selectio_lvds_tx xil_defaultlib.glbl -log elaborate.log diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/file_info.txt b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/file_info.txt deleted file mode 100644 index 3f418daf..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/file_info.txt +++ /dev/null @@ -1,3 +0,0 @@ -selectio_lvds_tx_selectio_wiz.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v, -selectio_lvds_tx.v,verilog,xil_defaultlib,../../../ip/selectio_lvds_tx/selectio_lvds_tx.v, -glbl.v,Verilog,xil_defaultlib,glbl.v diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/glbl.v b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/glbl.v deleted file mode 100644 index be642335..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/glbl.v +++ /dev/null @@ -1,71 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.14 2010/10/28 20:44:00 fphillip Exp $ -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/selectio_lvds_tx.sh b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/selectio_lvds_tx.sh deleted file mode 100644 index 828ad7b1..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/selectio_lvds_tx.sh +++ /dev/null @@ -1,212 +0,0 @@ -#!/bin/bash -f -#********************************************************************************************************* -# Vivado (TM) v2019.1.3 (64-bit) -# -# Filename : selectio_lvds_tx.sh -# Simulator : Xilinx Vivado Simulator -# Description : Simulation script for compiling, elaborating and verifying the project source files. -# The script will automatically create the design libraries sub-directories in the run -# directory, add the library logical mappings in the simulator setup file, create default -# 'do/prj' file, execute compilation, elaboration and simulation steps. -# -# Generated by Vivado on Sun Mar 19 17:32:07 +0800 2023 -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# -# usage: selectio_lvds_tx.sh [-help] -# usage: selectio_lvds_tx.sh [-lib_map_path] -# usage: selectio_lvds_tx.sh [-noclean_files] -# usage: selectio_lvds_tx.sh [-reset_run] -# -#********************************************************************************************************* - -# Command line options -xv_boost_lib_path=C:/Xilinx/Vivado/2019.1/tps/boost_1_64_0 -xvlog_opts="--relax" - - -# Script info -echo -e "selectio_lvds_tx.sh - Script generated by export_simulation (Vivado v2019.1.3 (64-bit)-id)\n" - -# Main steps -run() -{ - check_args $# $1 - setup $1 $2 - compile - elaborate - simulate -} - -# RUN_STEP: -compile() -{ - # Compile design files - xvlog $xvlog_opts -prj vlog.prj 2>&1 | tee compile.log - -} - -# RUN_STEP: -elaborate() -{ - xelab --relax --debug typical --mt auto -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot selectio_lvds_tx xil_defaultlib.selectio_lvds_tx xil_defaultlib.glbl -log elaborate.log -} - -# RUN_STEP: -simulate() -{ - xsim selectio_lvds_tx -key {Behavioral:sim_1:Functional:selectio_lvds_tx} -tclbatch cmd.tcl -log simulate.log -} - -# STEP: setup -setup() -{ - case $1 in - "-lib_map_path" ) - if [[ ($2 == "") ]]; then - echo -e "ERROR: Simulation library directory path not specified (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - copy_setup_file $2 - ;; - "-reset_run" ) - reset_run - echo -e "INFO: Simulation run files deleted.\n" - exit 0 - ;; - "-noclean_files" ) - # do not remove previous data - ;; - * ) - copy_setup_file $2 - esac - - # Add any setup/initialization commands here:- - - # - -} - -# Copy xsim.ini file -copy_setup_file() -{ - file="xsim.ini" - lib_map_path="C:/Xilinx/Vivado/2019.1/data/xsim" - if [[ ($1 != "") ]]; then - lib_map_path="$1" - fi - if [[ ($lib_map_path != "") ]]; then - src_file="$lib_map_path/$file" - if [[ -e $src_file ]]; then - cp $src_file . - fi - - # Map local design libraries to xsim.ini - map_local_libs - - fi -} - -# Map local design libraries -map_local_libs() -{ - updated_mappings=() - local_mappings=() - - # Local design libraries - local_libs=() - - if [[ 0 == ${#local_libs[@]} ]]; then - return - fi - - file="xsim.ini" - file_backup="xsim.ini.bak" - - if [[ -e $file ]]; then - rm -f $file_backup - # Create a backup copy of the xsim.ini file - cp $file $file_backup - # Read libraries from backup file and search in local library collection - while read -r line - do - IN=$line - # Split mapping entry with '=' delimiter to fetch library name and mapping - read lib_name mapping <<<$(IFS="="; echo $IN) - # If local library found, then construct the local mapping and add to local mapping collection - if `echo ${local_libs[@]} | grep -wq $lib_name` ; then - line="$lib_name=xsim.dir/$lib_name" - local_mappings+=("$lib_name") - fi - # Add to updated library mapping collection - updated_mappings+=("$line") - done < "$file_backup" - # Append local libraries not found originally from xsim.ini - for (( i=0; i<${#local_libs[*]}; i++ )); do - lib_name="${local_libs[i]}" - if `echo ${local_mappings[@]} | grep -wvq $lib_name` ; then - line="$lib_name=xsim.dir/$lib_name" - updated_mappings+=("$line") - fi - done - # Write updated mappings in xsim.ini - rm -f $file - for (( i=0; i<${#updated_mappings[*]}; i++ )); do - lib_name="${updated_mappings[i]}" - echo $lib_name >> $file - done - else - for (( i=0; i<${#local_libs[*]}; i++ )); do - lib_name="${local_libs[i]}" - mapping="$lib_name=xsim.dir/$lib_name" - echo $mapping >> $file - done - fi -} - -# Delete generated data from the previous run -reset_run() -{ - files_to_remove=(xelab.pb xsim.jou xvhdl.log xvlog.log compile.log elaborate.log simulate.log xelab.log xsim.log run.log xvhdl.pb xvlog.pb selectio_lvds_tx.wdb xsim.dir) - for (( i=0; i<${#files_to_remove[*]}; i++ )); do - file="${files_to_remove[i]}" - if [[ -e $file ]]; then - rm -rf $file - fi - done -} - -# Check command line arguments -check_args() -{ - if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then - echo -e "ERROR: Unknown option specified '$2' (type \"./selectio_lvds_tx.sh -help\" for more information)\n" - exit 1 - fi - - if [[ ($2 == "-help" || $2 == "-h") ]]; then - usage - fi -} - -# Script usage -usage() -{ - msg="Usage: selectio_lvds_tx.sh [-help]\n\ -Usage: selectio_lvds_tx.sh [-lib_map_path]\n\ -Usage: selectio_lvds_tx.sh [-reset_run]\n\ -Usage: selectio_lvds_tx.sh [-noclean_files]\n\n\ -[-help] -- Print help information for this script\n\n\ -[-lib_map_path ] -- Compiled simulation library directory path. The simulation library is compiled\n\ -using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\ -[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\ -from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\ --noclean_files switch.\n\n\ -[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n" - echo -e $msg - exit 1 -} - -# Launch script -run $1 $2 diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/vlog.prj b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/vlog.prj deleted file mode 100644 index 4014d965..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/vlog.prj +++ /dev/null @@ -1,7 +0,0 @@ -verilog xil_defaultlib \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx_selectio_wiz.v" \ -"../../../ip/selectio_lvds_tx/selectio_lvds_tx.v" \ - -verilog xil_defaultlib "glbl.v" - -nosort diff --git a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/xsim.ini b/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/xsim.ini deleted file mode 100644 index 6cb07f57..00000000 --- a/projects/datalink_814/dl814_k7/ip/ip_user_files/sim_scripts/selectio_lvds_tx/xsim/xsim.ini +++ /dev/null @@ -1,430 +0,0 @@ -std=$RDI_DATADIR/xsim/vhdl/std -ieee=$RDI_DATADIR/xsim/vhdl/ieee -ieee_proposed=$RDI_DATADIR/xsim/vhdl/ieee_proposed -vl=$RDI_DATADIR/xsim/vhdl/vl -synopsys=$RDI_DATADIR/xsim/vhdl/synopsys -secureip=$RDI_DATADIR/xsim/verilog/secureip -unisim=$RDI_DATADIR/xsim/vhdl/unisim -unimacro=$RDI_DATADIR/xsim/vhdl/unimacro -unifast=$RDI_DATADIR/xsim/vhdl/unifast -unisims_ver=$RDI_DATADIR/xsim/verilog/unisims_ver -unimacro_ver=$RDI_DATADIR/xsim/verilog/unimacro_ver -unifast_ver=$RDI_DATADIR/xsim/verilog/unifast_ver -simprims_ver=$RDI_DATADIR/xsim/verilog/simprims_ver -system_cache_v4_0_6=$RDI_DATADIR/xsim/ip/system_cache_v4_0_6 -bsip_v1_1_0=$RDI_DATADIR/xsim/ip/bsip_v1_1_0 -g709_rs_decoder_v2_2_8=$RDI_DATADIR/xsim/ip/g709_rs_decoder_v2_2_8 -xtlm_simple_interconnect_v1_0=$RDI_DATADIR/xsim/ip/xtlm_simple_interconnect_v1_0 -mipi_dphy_v4_1_4=$RDI_DATADIR/xsim/ip/mipi_dphy_v4_1_4 -iomodule_v3_1_4=$RDI_DATADIR/xsim/ip/iomodule_v3_1_4 -ieee802d3_50g_rs_fec_v1_0_11=$RDI_DATADIR/xsim/ip/ieee802d3_50g_rs_fec_v1_0_11 -common_cpp_v1_0=$RDI_DATADIR/xsim/ip/common_cpp_v1_0 -lte_fft_v2_1_0=$RDI_DATADIR/xsim/ip/lte_fft_v2_1_0 -ieee802d3_50g_rs_fec_v2_0_1=$RDI_DATADIR/xsim/ip/ieee802d3_50g_rs_fec_v2_0_1 -convolution_v9_0_14=$RDI_DATADIR/xsim/ip/convolution_v9_0_14 -gtwizard_ultrascale_v1_5_4=$RDI_DATADIR/xsim/ip/gtwizard_ultrascale_v1_5_4 -v_cfa_v7_0_14=$RDI_DATADIR/xsim/ip/v_cfa_v7_0_14 -axi4svideo_bridge_v1_0_10=$RDI_DATADIR/xsim/ip/axi4svideo_bridge_v1_0_10 -pci64_v5_0_11=$RDI_DATADIR/xsim/ip/pci64_v5_0_11 -v_vscaler_v1_0_13=$RDI_DATADIR/xsim/ip/v_vscaler_v1_0_13 -xbip_accum_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_accum_v3_0_6 -gigantic_mux=$RDI_DATADIR/xsim/ip/gigantic_mux -ethernet_1_10_25g_v2_2_3=$RDI_DATADIR/xsim/ip/ethernet_1_10_25g_v2_2_3 -zynq_ultra_ps_e_v3_3_0=$RDI_DATADIR/xsim/ip/zynq_ultra_ps_e_v3_3_0 -v_cresample_v4_0_14=$RDI_DATADIR/xsim/ip/v_cresample_v4_0_14 -v_dual_splitter_v1_0_9=$RDI_DATADIR/xsim/ip/v_dual_splitter_v1_0_9 -v_scenechange_v1_0_1=$RDI_DATADIR/xsim/ip/v_scenechange_v1_0_1 -hdcp_keymngmt_blk_v1_0_0=$RDI_DATADIR/xsim/ip/hdcp_keymngmt_blk_v1_0_0 -ahblite_axi_bridge_v3_0_14=$RDI_DATADIR/xsim/ip/ahblite_axi_bridge_v3_0_14 -tri_mode_ethernet_mac_v9_0_14=$RDI_DATADIR/xsim/ip/tri_mode_ethernet_mac_v9_0_14 -blk_mem_gen_v8_4_3=$RDI_DATADIR/xsim/ip/blk_mem_gen_v8_4_3 -noc_mc_ddr4_phy_v1_0_0=$RDI_DATADIR/xsim/ip/noc_mc_ddr4_phy_v1_0_0 -axi_data_fifo_v2_1_18=$RDI_DATADIR/xsim/ip/axi_data_fifo_v2_1_18 -axi_vip_v1_1_5=$RDI_DATADIR/xsim/ip/axi_vip_v1_1_5 -ethernet_1_10_25g_v2_0_5=$RDI_DATADIR/xsim/ip/ethernet_1_10_25g_v2_0_5 -compact_gt_v1_0_5=$RDI_DATADIR/xsim/ip/compact_gt_v1_0_5 -axi_gpio_v2_0_21=$RDI_DATADIR/xsim/ip/axi_gpio_v2_0_21 -qdma_v3_0_2=$RDI_DATADIR/xsim/ip/qdma_v3_0_2 -viterbi_v9_1_11=$RDI_DATADIR/xsim/ip/viterbi_v9_1_11 -sim_rst_gen_v1_0_2=$RDI_DATADIR/xsim/ip/sim_rst_gen_v1_0_2 -ba317=$RDI_DATADIR/xsim/ip/ba317 -xbip_dsp48_wrapper_v3_0_4=$RDI_DATADIR/xsim/ip/xbip_dsp48_wrapper_v3_0_4 -fifo_generator_v13_2_4=$RDI_DATADIR/xsim/ip/fifo_generator_v13_2_4 -axi_bram_ctrl_v4_0_14=$RDI_DATADIR/xsim/ip/axi_bram_ctrl_v4_0_14 -vid_edid_v1_0_0=$RDI_DATADIR/xsim/ip/vid_edid_v1_0_0 -axi_emc_v3_0_19=$RDI_DATADIR/xsim/ip/axi_emc_v3_0_19 -cmac_v2_5_1=$RDI_DATADIR/xsim/ip/cmac_v2_5_1 -floating_point_v7_1_8=$RDI_DATADIR/xsim/ip/floating_point_v7_1_8 -xbip_addsub_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_addsub_v3_0_6 -vid_phy_controller_v2_2_3=$RDI_DATADIR/xsim/ip/vid_phy_controller_v2_2_3 -common_rpc_v1=$RDI_DATADIR/xsim/ip/common_rpc_v1 -axi_firewall_v1_0_7=$RDI_DATADIR/xsim/ip/axi_firewall_v1_0_7 -util_vector_logic_v2_0_1=$RDI_DATADIR/xsim/ip/util_vector_logic_v2_0_1 -axis_accelerator_adapter_v2_1_15=$RDI_DATADIR/xsim/ip/axis_accelerator_adapter_v2_1_15 -tmr_comparator_v1_0_2=$RDI_DATADIR/xsim/ip/tmr_comparator_v1_0_2 -sd_fec_v1_0_2=$RDI_DATADIR/xsim/ip/sd_fec_v1_0_2 -tmr_manager_v1_0_4=$RDI_DATADIR/xsim/ip/tmr_manager_v1_0_4 -tsn_temac_v1_0_4=$RDI_DATADIR/xsim/ip/tsn_temac_v1_0_4 -usxgmii_v1_0_5=$RDI_DATADIR/xsim/ip/usxgmii_v1_0_5 -lte_dl_channel_encoder_v4_0_0=$RDI_DATADIR/xsim/ip/lte_dl_channel_encoder_v4_0_0 -ai_noc=$RDI_DATADIR/xsim/ip/ai_noc -lte_3gpp_mimo_decoder_v3_0_15=$RDI_DATADIR/xsim/ip/lte_3gpp_mimo_decoder_v3_0_15 -v_uhdsdi_audio_v1_0_0=$RDI_DATADIR/xsim/ip/v_uhdsdi_audio_v1_0_0 -axi4stream_vip_v1_1_5=$RDI_DATADIR/xsim/ip/axi4stream_vip_v1_1_5 -cmac_usplus_v2_4_5=$RDI_DATADIR/xsim/ip/cmac_usplus_v2_4_5 -etrnic_v1_1_2=$RDI_DATADIR/xsim/ip/etrnic_v1_1_2 -floating_point_v7_0_16=$RDI_DATADIR/xsim/ip/floating_point_v7_0_16 -axi_dma_v7_1_20=$RDI_DATADIR/xsim/ip/axi_dma_v7_1_20 -jtag_axi=$RDI_DATADIR/xsim/ip/jtag_axi -axi_traffic_gen_v3_0_5=$RDI_DATADIR/xsim/ip/axi_traffic_gen_v3_0_5 -emb_mem_gen_v1_0_1=$RDI_DATADIR/xsim/ip/emb_mem_gen_v1_0_1 -axi_amm_bridge_v1_0_9=$RDI_DATADIR/xsim/ip/axi_amm_bridge_v1_0_9 -axi_datamover_v5_1_21=$RDI_DATADIR/xsim/ip/axi_datamover_v5_1_21 -v_axi4s_vid_out_v4_0_10=$RDI_DATADIR/xsim/ip/v_axi4s_vid_out_v4_0_10 -jesd204_v7_2_6=$RDI_DATADIR/xsim/ip/jesd204_v7_2_6 -v_letterbox_v1_0_13=$RDI_DATADIR/xsim/ip/v_letterbox_v1_0_13 -interlaken_v2_4_3=$RDI_DATADIR/xsim/ip/interlaken_v2_4_3 -uhdsdi_gt_v2_0_0=$RDI_DATADIR/xsim/ip/uhdsdi_gt_v2_0_0 -axi_master_burst_v2_0_7=$RDI_DATADIR/xsim/ip/axi_master_burst_v2_0_7 -rst_vip_v1_0_3=$RDI_DATADIR/xsim/ip/rst_vip_v1_0_3 -audio_formatter_v1_0_1=$RDI_DATADIR/xsim/ip/audio_formatter_v1_0_1 -lte_3gpp_channel_estimator_v2_0_16=$RDI_DATADIR/xsim/ip/lte_3gpp_channel_estimator_v2_0_16 -v_tc_v6_1_13=$RDI_DATADIR/xsim/ip/v_tc_v6_1_13 -g709_fec_v2_3_5=$RDI_DATADIR/xsim/ip/g709_fec_v2_3_5 -xbip_dsp48_acc_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_acc_v3_0_6 -axi_chip2chip_v5_0_6=$RDI_DATADIR/xsim/ip/axi_chip2chip_v5_0_6 -fc32_rs_fec_v1_0_11=$RDI_DATADIR/xsim/ip/fc32_rs_fec_v1_0_11 -v_mix_v3_0_3=$RDI_DATADIR/xsim/ip/v_mix_v3_0_3 -multi_channel_25g_rs_fec_v1_0_5=$RDI_DATADIR/xsim/ip/multi_channel_25g_rs_fec_v1_0_5 -in_system_ibert_v1_0_9=$RDI_DATADIR/xsim/ip/in_system_ibert_v1_0_9 -ethernet_1_10_25g_v2_1_4=$RDI_DATADIR/xsim/ip/ethernet_1_10_25g_v2_1_4 -axis_broadcaster_v1_1_18=$RDI_DATADIR/xsim/ip/axis_broadcaster_v1_1_18 -axis_combiner_v1_1_17=$RDI_DATADIR/xsim/ip/axis_combiner_v1_1_17 -axi_apb_bridge_v3_0_15=$RDI_DATADIR/xsim/ip/axi_apb_bridge_v3_0_15 -displayport_v9_0_1=$RDI_DATADIR/xsim/ip/displayport_v9_0_1 -clk_vip_v1_0_2=$RDI_DATADIR/xsim/ip/clk_vip_v1_0_2 -hdcp22_rng_v1_0_1=$RDI_DATADIR/xsim/ip/hdcp22_rng_v1_0_1 -axi_register_slice_v2_1_19=$RDI_DATADIR/xsim/ip/axi_register_slice_v2_1_19 -vid_phy_controller_v2_1_5=$RDI_DATADIR/xsim/ip/vid_phy_controller_v2_1_5 -picxo=$RDI_DATADIR/xsim/ip/picxo -usxgmii_v1_1_0=$RDI_DATADIR/xsim/ip/usxgmii_v1_1_0 -v_vcresampler_v1_0_13=$RDI_DATADIR/xsim/ip/v_vcresampler_v1_0_13 -bs_mux_v1_0_0=$RDI_DATADIR/xsim/ip/bs_mux_v1_0_0 -prc_v1_3_2=$RDI_DATADIR/xsim/ip/prc_v1_3_2 -axi_usb2_device_v5_0_20=$RDI_DATADIR/xsim/ip/axi_usb2_device_v5_0_20 -lte_3gpp_mimo_encoder_v4_0_14=$RDI_DATADIR/xsim/ip/lte_3gpp_mimo_encoder_v4_0_14 -l_ethernet_v2_5_2=$RDI_DATADIR/xsim/ip/l_ethernet_v2_5_2 -xdma_v4_1_3=$RDI_DATADIR/xsim/ip/xdma_v4_1_3 -axis_vio_v1_0_0=$RDI_DATADIR/xsim/ip/axis_vio_v1_0_0 -c_counter_binary_v12_0_13=$RDI_DATADIR/xsim/ip/c_counter_binary_v12_0_13 -noc_nps_v1_0_0=$RDI_DATADIR/xsim/ip/noc_nps_v1_0_0 -xbip_dsp48_macro_v3_0_17=$RDI_DATADIR/xsim/ip/xbip_dsp48_macro_v3_0_17 -c_accum_v12_0_13=$RDI_DATADIR/xsim/ip/c_accum_v12_0_13 -xbip_multadd_v3_0_14=$RDI_DATADIR/xsim/ip/xbip_multadd_v3_0_14 -axi_uartlite_v2_0_23=$RDI_DATADIR/xsim/ip/axi_uartlite_v2_0_23 -noc_nidb_v1_0_0=$RDI_DATADIR/xsim/ip/noc_nidb_v1_0_0 -axi_intc_v4_1_13=$RDI_DATADIR/xsim/ip/axi_intc_v4_1_13 -i2s_transmitter_v1_0_3=$RDI_DATADIR/xsim/ip/i2s_transmitter_v1_0_3 -pc_cfr_v6_0_8=$RDI_DATADIR/xsim/ip/pc_cfr_v6_0_8 -mutex_v2_1_10=$RDI_DATADIR/xsim/ip/mutex_v2_1_10 -c_reg_fd_v12_0_6=$RDI_DATADIR/xsim/ip/c_reg_fd_v12_0_6 -sid_v8_0_14=$RDI_DATADIR/xsim/ip/sid_v8_0_14 -fir_compiler_v5_2_6=$RDI_DATADIR/xsim/ip/fir_compiler_v5_2_6 -quadsgmii_v3_4_6=$RDI_DATADIR/xsim/ip/quadsgmii_v3_4_6 -microblaze_v11_0_1=$RDI_DATADIR/xsim/ip/microblaze_v11_0_1 -lib_bmg_v1_0_12=$RDI_DATADIR/xsim/ip/lib_bmg_v1_0_12 -dds_compiler_v6_0_18=$RDI_DATADIR/xsim/ip/dds_compiler_v6_0_18 -me_pl_v1_0=$RDI_DATADIR/xsim/ip/me_pl_v1_0 -gtwizard_ultrascale_v1_7_6=$RDI_DATADIR/xsim/ip/gtwizard_ultrascale_v1_7_6 -axis_clock_converter_v1_1_20=$RDI_DATADIR/xsim/ip/axis_clock_converter_v1_1_20 -nvmeha_v1_0_0=$RDI_DATADIR/xsim/ip/nvmeha_v1_0_0 -tmr_inject_v1_0_3=$RDI_DATADIR/xsim/ip/tmr_inject_v1_0_3 -axi_mcdma_v1_1_0=$RDI_DATADIR/xsim/ip/axi_mcdma_v1_1_0 -axi_hwicap_v3_0_23=$RDI_DATADIR/xsim/ip/axi_hwicap_v3_0_23 -v_vid_sdi_tx_bridge_v2_0_0=$RDI_DATADIR/xsim/ip/v_vid_sdi_tx_bridge_v2_0_0 -v_hdmi_tx_v3_0_0=$RDI_DATADIR/xsim/ip/v_hdmi_tx_v3_0_0 -canfd_v2_0_1=$RDI_DATADIR/xsim/ip/canfd_v2_0_1 -gig_ethernet_pcs_pma_v16_1_6=$RDI_DATADIR/xsim/ip/gig_ethernet_pcs_pma_v16_1_6 -lib_pkg_v1_0_2=$RDI_DATADIR/xsim/ip/lib_pkg_v1_0_2 -ieee802d3_rs_fec_v2_0_5=$RDI_DATADIR/xsim/ip/ieee802d3_rs_fec_v2_0_5 -ibert_lib_v1_0_6=$RDI_DATADIR/xsim/ip/ibert_lib_v1_0_6 -high_speed_selectio_wiz_v3_4_1=$RDI_DATADIR/xsim/ip/high_speed_selectio_wiz_v3_4_1 -xbip_dsp48_addsub_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_addsub_v3_0_6 -fec_5g_common_v1_0_1=$RDI_DATADIR/xsim/ip/fec_5g_common_v1_0_1 -tmr_voter_v1_0_2=$RDI_DATADIR/xsim/ip/tmr_voter_v1_0_2 -hdmi_gt_controller_v1_0_0=$RDI_DATADIR/xsim/ip/hdmi_gt_controller_v1_0_0 -axi_traffic_gen_v2_0_20=$RDI_DATADIR/xsim/ip/axi_traffic_gen_v2_0_20 -flexo_100g_rs_fec_v1_0_11=$RDI_DATADIR/xsim/ip/flexo_100g_rs_fec_v1_0_11 -v_smpte_uhdsdi_v1_0_7=$RDI_DATADIR/xsim/ip/v_smpte_uhdsdi_v1_0_7 -xbip_dsp48_multacc_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_multacc_v3_0_6 -fit_timer_v2_0_10=$RDI_DATADIR/xsim/ip/fit_timer_v2_0_10 -ieee802d3_rs_fec_v1_0_15=$RDI_DATADIR/xsim/ip/ieee802d3_rs_fec_v1_0_15 -axis_subset_converter_v1_1_19=$RDI_DATADIR/xsim/ip/axis_subset_converter_v1_1_19 -noc_nmu_v1_0_0=$RDI_DATADIR/xsim/ip/noc_nmu_v1_0_0 -duc_ddc_compiler_v3_0_15=$RDI_DATADIR/xsim/ip/duc_ddc_compiler_v3_0_15 -dist_mem_gen_v8_0_13=$RDI_DATADIR/xsim/ip/dist_mem_gen_v8_0_13 -mammoth_transcode_v1_0_0=$RDI_DATADIR/xsim/ip/mammoth_transcode_v1_0_0 -ieee802d3_200g_rs_fec_v1_0_7=$RDI_DATADIR/xsim/ip/ieee802d3_200g_rs_fec_v1_0_7 -sim_xdma_sc_v1=$RDI_DATADIR/xsim/ip/sim_xdma_sc_v1 -mrmac_v1_0_0=$RDI_DATADIR/xsim/ip/mrmac_v1_0_0 -sem_ultra_v3_1_11=$RDI_DATADIR/xsim/ip/sem_ultra_v3_1_11 -v_tpg_v8_0_1=$RDI_DATADIR/xsim/ip/v_tpg_v8_0_1 -axi_tft_v2_0_22=$RDI_DATADIR/xsim/ip/axi_tft_v2_0_22 -ecc_v2_0_13=$RDI_DATADIR/xsim/ip/ecc_v2_0_13 -switch_core_top_v1_0_7=$RDI_DATADIR/xsim/ip/switch_core_top_v1_0_7 -rama_v1_1_2_lib=$RDI_DATADIR/xsim/ip/rama_v1_1_2_lib -v_hcresampler_v1_0_13=$RDI_DATADIR/xsim/ip/v_hcresampler_v1_0_13 -emb_fifo_gen_v1_0_1=$RDI_DATADIR/xsim/ip/emb_fifo_gen_v1_0_1 -hdcp_v1_0_3=$RDI_DATADIR/xsim/ip/hdcp_v1_0_3 -axis_data_fifo_v2_0_1=$RDI_DATADIR/xsim/ip/axis_data_fifo_v2_0_1 -hdcp22_cipher_dp_v1_0_0=$RDI_DATADIR/xsim/ip/hdcp22_cipher_dp_v1_0_0 -rwd_tlmmodel_v1=$RDI_DATADIR/xsim/ip/rwd_tlmmodel_v1 -displayport_v8_1_1=$RDI_DATADIR/xsim/ip/displayport_v8_1_1 -axi_mmu_v2_1_17=$RDI_DATADIR/xsim/ip/axi_mmu_v2_1_17 -proc_sys_reset_v5_0_13=$RDI_DATADIR/xsim/ip/proc_sys_reset_v5_0_13 -pc_cfr_v6_3_0=$RDI_DATADIR/xsim/ip/pc_cfr_v6_3_0 -v_osd_v6_0_16=$RDI_DATADIR/xsim/ip/v_osd_v6_0_16 -pci32_v5_0_12=$RDI_DATADIR/xsim/ip/pci32_v5_0_12 -xfft_v9_0_17=$RDI_DATADIR/xsim/ip/xfft_v9_0_17 -axi_cdma_v4_1_19=$RDI_DATADIR/xsim/ip/axi_cdma_v4_1_19 -audio_tpg_v1_0_0=$RDI_DATADIR/xsim/ip/audio_tpg_v1_0_0 -lib_fifo_v1_0_13=$RDI_DATADIR/xsim/ip/lib_fifo_v1_0_13 -v_enhance_v8_0_15=$RDI_DATADIR/xsim/ip/v_enhance_v8_0_15 -axi_clock_converter_v2_1_18=$RDI_DATADIR/xsim/ip/axi_clock_converter_v2_1_18 -xsdbm_v3_0_0=$RDI_DATADIR/xsim/ip/xsdbm_v3_0_0 -emc_common_v3_0_5=$RDI_DATADIR/xsim/ip/emc_common_v3_0_5 -axi_mm2s_mapper_v1_1_18=$RDI_DATADIR/xsim/ip/axi_mm2s_mapper_v1_1_18 -xfft_v7_2_9=$RDI_DATADIR/xsim/ip/xfft_v7_2_9 -pl_fileio_v1_0_0=$RDI_DATADIR/xsim/ip/pl_fileio_v1_0_0 -v_smpte_sdi_v3_0_8=$RDI_DATADIR/xsim/ip/v_smpte_sdi_v3_0_8 -fir_compiler_v7_2_12=$RDI_DATADIR/xsim/ip/fir_compiler_v7_2_12 -div_gen_v5_1_15=$RDI_DATADIR/xsim/ip/div_gen_v5_1_15 -mdm_v3_2_16=$RDI_DATADIR/xsim/ip/mdm_v3_2_16 -v_axi4s_remap_v1_0_11=$RDI_DATADIR/xsim/ip/v_axi4s_remap_v1_0_11 -xxv_ethernet_v2_5_3=$RDI_DATADIR/xsim/ip/xxv_ethernet_v2_5_3 -xlslice_v1_0_2=$RDI_DATADIR/xsim/ip/xlslice_v1_0_2 -ai_pl_trig=$RDI_DATADIR/xsim/ip/ai_pl_trig -remote_port_sc_v4=$RDI_DATADIR/xsim/ip/remote_port_sc_v4 -pr_axi_shutdown_manager_v1_0_1=$RDI_DATADIR/xsim/ip/pr_axi_shutdown_manager_v1_0_1 -axi_jtag_v1_0_0=$RDI_DATADIR/xsim/ip/axi_jtag_v1_0_0 -smartconnect_v1_0=$RDI_DATADIR/xsim/ip/smartconnect_v1_0 -axi_tg_lib=$RDI_DATADIR/xsim/ip/axi_tg_lib -axi_dwidth_converter_v2_1_19=$RDI_DATADIR/xsim/ip/axi_dwidth_converter_v2_1_19 -xlconstant_v1_1_6=$RDI_DATADIR/xsim/ip/xlconstant_v1_1_6 -tcc_decoder_3gpplte_v3_0_6=$RDI_DATADIR/xsim/ip/tcc_decoder_3gpplte_v3_0_6 -mdm_v3_2=$RDI_DATADIR/xsim/ip/mdm_v3_2 -v_uhdsdi_vidgen_v1_0_1=$RDI_DATADIR/xsim/ip/v_uhdsdi_vidgen_v1_0_1 -axi_fifo_mm_s_v4_2_1=$RDI_DATADIR/xsim/ip/axi_fifo_mm_s_v4_2_1 -util_idelay_ctrl_v1_0_1=$RDI_DATADIR/xsim/ip/util_idelay_ctrl_v1_0_1 -rs_toolbox_v9_0_7=$RDI_DATADIR/xsim/ip/rs_toolbox_v9_0_7 -v_hdmi_tx_v2_0_0=$RDI_DATADIR/xsim/ip/v_hdmi_tx_v2_0_0 -dsp_macro_v1_0_0=$RDI_DATADIR/xsim/ip/dsp_macro_v1_0_0 -pc_cfr_v6_2_2=$RDI_DATADIR/xsim/ip/pc_cfr_v6_2_2 -axi_timer_v2_0_21=$RDI_DATADIR/xsim/ip/axi_timer_v2_0_21 -high_speed_selectio_wiz_v3_3_1=$RDI_DATADIR/xsim/ip/high_speed_selectio_wiz_v3_3_1 -axi_sideband_util_v1_0_3=$RDI_DATADIR/xsim/ip/axi_sideband_util_v1_0_3 -sim_clk_gen_v1_0_2=$RDI_DATADIR/xsim/ip/sim_clk_gen_v1_0_2 -gmii_to_rgmii_v4_0_7=$RDI_DATADIR/xsim/ip/gmii_to_rgmii_v4_0_7 -xsdbs_v1_0_2=$RDI_DATADIR/xsim/ip/xsdbs_v1_0_2 -high_speed_selectio_wiz_v3_5_1=$RDI_DATADIR/xsim/ip/high_speed_selectio_wiz_v3_5_1 -axi_msg_v1_0_5=$RDI_DATADIR/xsim/ip/axi_msg_v1_0_5 -axi_ahblite_bridge_v3_0_16=$RDI_DATADIR/xsim/ip/axi_ahblite_bridge_v3_0_16 -v_rgb2ycrcb_v7_1_13=$RDI_DATADIR/xsim/ip/v_rgb2ycrcb_v7_1_13 -v_mix_v4_0_0=$RDI_DATADIR/xsim/ip/v_mix_v4_0_0 -axi_ethernetlite_v3_0_17=$RDI_DATADIR/xsim/ip/axi_ethernetlite_v3_0_17 -axi_uart16550_v2_0_21=$RDI_DATADIR/xsim/ip/axi_uart16550_v2_0_21 -axi_pmon_v1_0_0=$RDI_DATADIR/xsim/ip/axi_pmon_v1_0_0 -vfb_v1_0_13=$RDI_DATADIR/xsim/ip/vfb_v1_0_13 -advanced_io_wizard_phy_v1_0_0=$RDI_DATADIR/xsim/ip/advanced_io_wizard_phy_v1_0_0 -ats_switch_v1_0_2=$RDI_DATADIR/xsim/ip/ats_switch_v1_0_2 -interrupt_control_v3_1_4=$RDI_DATADIR/xsim/ip/interrupt_control_v3_1_4 -axi_dbg_hub=$RDI_DATADIR/xsim/ip/axi_dbg_hub -cpri_v8_10_3=$RDI_DATADIR/xsim/ip/cpri_v8_10_3 -c_mux_bus_v12_0_6=$RDI_DATADIR/xsim/ip/c_mux_bus_v12_0_6 -v_hdmi_rx_v2_0_0=$RDI_DATADIR/xsim/ip/v_hdmi_rx_v2_0_0 -stm_v1_0=$RDI_DATADIR/xsim/ip/stm_v1_0 -rld3_pl_v1_0_1=$RDI_DATADIR/xsim/ip/rld3_pl_v1_0_1 -ltlib_v1_0_0=$RDI_DATADIR/xsim/ip/ltlib_v1_0_0 -lut_buffer_v2_0_0=$RDI_DATADIR/xsim/ip/lut_buffer_v2_0_0 -axi_epc_v2_0_22=$RDI_DATADIR/xsim/ip/axi_epc_v2_0_22 -g709_rs_encoder_v2_2_6=$RDI_DATADIR/xsim/ip/g709_rs_encoder_v2_2_6 -blk_mem_gen_v8_3_6=$RDI_DATADIR/xsim/ip/blk_mem_gen_v8_3_6 -tmr_sem_v1_0_9=$RDI_DATADIR/xsim/ip/tmr_sem_v1_0_9 -fifo_generator_v13_0_6=$RDI_DATADIR/xsim/ip/fifo_generator_v13_0_6 -axi_vdma_v6_3_7=$RDI_DATADIR/xsim/ip/axi_vdma_v6_3_7 -axis_data_fifo_v1_1_20=$RDI_DATADIR/xsim/ip/axis_data_fifo_v1_1_20 -xilinx_vip=$RDI_DATADIR/xsim/ip/xilinx_vip -axi_ethernet_buffer_v2_0_20=$RDI_DATADIR/xsim/ip/axi_ethernet_buffer_v2_0_20 -rs_encoder_v9_0_15=$RDI_DATADIR/xsim/ip/rs_encoder_v9_0_15 -axi_infrastructure_v1_1_0=$RDI_DATADIR/xsim/ip/axi_infrastructure_v1_1_0 -ta_dma_v1_0_3=$RDI_DATADIR/xsim/ip/ta_dma_v1_0_3 -tcc_encoder_3gpp_v5_0_15=$RDI_DATADIR/xsim/ip/tcc_encoder_3gpp_v5_0_15 -axi_perf_mon_v5_0_21=$RDI_DATADIR/xsim/ip/axi_perf_mon_v5_0_21 -noc_sc_v1_0_0=$RDI_DATADIR/xsim/ip/noc_sc_v1_0_0 -sim_xdma_cpp_v1=$RDI_DATADIR/xsim/ip/sim_xdma_cpp_v1 -lib_cdc_v1_0_2=$RDI_DATADIR/xsim/ip/lib_cdc_v1_0_2 -v_csc_v1_0_13=$RDI_DATADIR/xsim/ip/v_csc_v1_0_13 -shell_utils_msp432_bsl_crc_gen_v1_0_0=$RDI_DATADIR/xsim/ip/shell_utils_msp432_bsl_crc_gen_v1_0_0 -lte_fft_v2_0_18=$RDI_DATADIR/xsim/ip/lte_fft_v2_0_18 -gtwizard_ultrascale_v1_6_11=$RDI_DATADIR/xsim/ip/gtwizard_ultrascale_v1_6_11 -amm_axi_bridge_v1_0_5=$RDI_DATADIR/xsim/ip/amm_axi_bridge_v1_0_5 -mii_to_rmii_v2_0_21=$RDI_DATADIR/xsim/ip/mii_to_rmii_v2_0_21 -videoaxi4s_bridge_v1_0_5=$RDI_DATADIR/xsim/ip/videoaxi4s_bridge_v1_0_5 -audio_clock_recovery_v1_0=$RDI_DATADIR/xsim/ip/audio_clock_recovery_v1_0 -cmac_v2_4_1=$RDI_DATADIR/xsim/ip/cmac_v2_4_1 -i2s_receiver_v1_0_3=$RDI_DATADIR/xsim/ip/i2s_receiver_v1_0_3 -v_sdi_rx_vid_bridge_v2_0_0=$RDI_DATADIR/xsim/ip/v_sdi_rx_vid_bridge_v2_0_0 -v_demosaic_v1_0_5=$RDI_DATADIR/xsim/ip/v_demosaic_v1_0_5 -remote_port_c_v4=$RDI_DATADIR/xsim/ip/remote_port_c_v4 -microblaze_v9_5_4=$RDI_DATADIR/xsim/ip/microblaze_v9_5_4 -hdcp22_cipher_v1_0_3=$RDI_DATADIR/xsim/ip/hdcp22_cipher_v1_0_3 -etrnic_v1_0_3=$RDI_DATADIR/xsim/ip/etrnic_v1_0_3 -xfft_v9_1_2=$RDI_DATADIR/xsim/ip/xfft_v9_1_2 -ddr4_pl_v1_0_2=$RDI_DATADIR/xsim/ip/ddr4_pl_v1_0_2 -xbip_counter_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_counter_v3_0_6 -cmac_usplus_v2_5_3=$RDI_DATADIR/xsim/ip/cmac_usplus_v2_5_3 -jesd204c_v4_1_1=$RDI_DATADIR/xsim/ip/jesd204c_v4_1_1 -debug_tcp_server_v1=$RDI_DATADIR/xsim/ip/debug_tcp_server_v1 -axis_protocol_checker_v2_0_3=$RDI_DATADIR/xsim/ip/axis_protocol_checker_v2_0_3 -v_frmbuf_wr_v2_1_2=$RDI_DATADIR/xsim/ip/v_frmbuf_wr_v2_1_2 -v_vid_in_axi4s_v4_0_9=$RDI_DATADIR/xsim/ip/v_vid_in_axi4s_v4_0_9 -mipi_csi2_tx_ctrl_v1_0_4=$RDI_DATADIR/xsim/ip/mipi_csi2_tx_ctrl_v1_0_4 -lte_dl_channel_encoder_v3_0_15=$RDI_DATADIR/xsim/ip/lte_dl_channel_encoder_v3_0_15 -axi_protocol_converter_v2_1_19=$RDI_DATADIR/xsim/ip/axi_protocol_converter_v2_1_19 -xtlm_trace_model_v1_0=$RDI_DATADIR/xsim/ip/xtlm_trace_model_v1_0 -clk_gen_sim_v1_0_0=$RDI_DATADIR/xsim/ip/clk_gen_sim_v1_0_0 -axi_tg_sc_v1_0=$RDI_DATADIR/xsim/ip/axi_tg_sc_v1_0 -microblaze_v10_0_7=$RDI_DATADIR/xsim/ip/microblaze_v10_0_7 -cmpy_v6_0_17=$RDI_DATADIR/xsim/ip/cmpy_v6_0_17 -cmac_v2_3_5=$RDI_DATADIR/xsim/ip/cmac_v2_3_5 -ieee802d3_400g_rs_fec_v1_0_7=$RDI_DATADIR/xsim/ip/ieee802d3_400g_rs_fec_v1_0_7 -xxv_ethernet_v2_4_5=$RDI_DATADIR/xsim/ip/xxv_ethernet_v2_4_5 -axi_timebase_wdt_v3_0_11=$RDI_DATADIR/xsim/ip/axi_timebase_wdt_v3_0_11 -tcc_decoder_3gppmm_v2_0_18=$RDI_DATADIR/xsim/ip/tcc_decoder_3gppmm_v2_0_18 -v_deinterlacer_v5_0_13=$RDI_DATADIR/xsim/ip/v_deinterlacer_v5_0_13 -dft_v4_0_16=$RDI_DATADIR/xsim/ip/dft_v4_0_16 -axi_fifo_mm_s_v4_1_16=$RDI_DATADIR/xsim/ip/axi_fifo_mm_s_v4_1_16 -processing_system7_vip_v1_0_7=$RDI_DATADIR/xsim/ip/processing_system7_vip_v1_0_7 -g975_efec_i7_v2_0_18=$RDI_DATADIR/xsim/ip/g975_efec_i7_v2_0_18 -rs_decoder_v9_0_16=$RDI_DATADIR/xsim/ip/rs_decoder_v9_0_16 -c_shift_ram_v12_0_13=$RDI_DATADIR/xsim/ip/c_shift_ram_v12_0_13 -displayport_v7_0_11=$RDI_DATADIR/xsim/ip/displayport_v7_0_11 -v_hdmi_rx_v3_0_0=$RDI_DATADIR/xsim/ip/v_hdmi_rx_v3_0_0 -v_deinterlacer_v4_0_12=$RDI_DATADIR/xsim/ip/v_deinterlacer_v4_0_12 -sem_v4_1_12=$RDI_DATADIR/xsim/ip/sem_v4_1_12 -xaui_v12_3_6=$RDI_DATADIR/xsim/ip/xaui_v12_3_6 -ten_gig_eth_mac_v15_1_7=$RDI_DATADIR/xsim/ip/ten_gig_eth_mac_v15_1_7 -oddr_v1_0_0=$RDI_DATADIR/xsim/ip/oddr_v1_0_0 -c_addsub_v12_0_13=$RDI_DATADIR/xsim/ip/c_addsub_v12_0_13 -v_ccm_v6_0_15=$RDI_DATADIR/xsim/ip/v_ccm_v6_0_15 -zynq_ultra_ps_e_vip_v1_0_5=$RDI_DATADIR/xsim/ip/zynq_ultra_ps_e_vip_v1_0_5 -cic_compiler_v4_0_14=$RDI_DATADIR/xsim/ip/cic_compiler_v4_0_14 -c_mux_bit_v12_0_6=$RDI_DATADIR/xsim/ip/c_mux_bit_v12_0_6 -axi_memory_init_v1_0_0=$RDI_DATADIR/xsim/ip/axi_memory_init_v1_0_0 -pr_decoupler_v1_0_7=$RDI_DATADIR/xsim/ip/pr_decoupler_v1_0_7 -timer_sync_1588_v1_2_4=$RDI_DATADIR/xsim/ip/timer_sync_1588_v1_2_4 -lte_pucch_receiver_v2_0_16=$RDI_DATADIR/xsim/ip/lte_pucch_receiver_v2_0_16 -zynq_ultra_ps_e_v3_2_3=$RDI_DATADIR/xsim/ip/zynq_ultra_ps_e_v3_2_3 -v_gamma_lut_v1_0_5=$RDI_DATADIR/xsim/ip/v_gamma_lut_v1_0_5 -bs_switch_v1_0_0=$RDI_DATADIR/xsim/ip/bs_switch_v1_0_0 -pcie_jtag_v1_0_0=$RDI_DATADIR/xsim/ip/pcie_jtag_v1_0_0 -tcc_encoder_3gpplte_v4_0_15=$RDI_DATADIR/xsim/ip/tcc_encoder_3gpplte_v4_0_15 -polar_v1_0_3=$RDI_DATADIR/xsim/ip/polar_v1_0_3 -rxaui_v4_4_6=$RDI_DATADIR/xsim/ip/rxaui_v4_4_6 -xbip_bram18k_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_bram18k_v3_0_6 -v_gamma_v7_0_15=$RDI_DATADIR/xsim/ip/v_gamma_v7_0_15 -ernic_v1_0_1=$RDI_DATADIR/xsim/ip/ernic_v1_0_1 -high_speed_selectio_wiz_v3_2_3=$RDI_DATADIR/xsim/ip/high_speed_selectio_wiz_v3_2_3 -mailbox_v2_1_11=$RDI_DATADIR/xsim/ip/mailbox_v2_1_11 -video_frame_crc_v1_0_1=$RDI_DATADIR/xsim/ip/video_frame_crc_v1_0_1 -axi_sg_v4_1_12=$RDI_DATADIR/xsim/ip/axi_sg_v4_1_12 -ddr4_pl_phy_v1_0_0=$RDI_DATADIR/xsim/ip/ddr4_pl_phy_v1_0_0 -lmb_bram_if_cntlr_v4_0_16=$RDI_DATADIR/xsim/ip/lmb_bram_if_cntlr_v4_0_16 -l_ethernet_v2_4_3=$RDI_DATADIR/xsim/ip/l_ethernet_v2_4_3 -dft_v4_1_1=$RDI_DATADIR/xsim/ip/dft_v4_1_1 -rld3_pl_phy_v1_0_0=$RDI_DATADIR/xsim/ip/rld3_pl_phy_v1_0_0 -axi_utils_v2_0_6=$RDI_DATADIR/xsim/ip/axi_utils_v2_0_6 -v_smpte_uhdsdi_rx_v1_0_0=$RDI_DATADIR/xsim/ip/v_smpte_uhdsdi_rx_v1_0_0 -stm_v1_0_0=$RDI_DATADIR/xsim/ip/stm_v1_0_0 -lmb_bram_if_cntlr_v4_0=$RDI_DATADIR/xsim/ip/lmb_bram_if_cntlr_v4_0 -uhdsdi_gt_v1_0_3=$RDI_DATADIR/xsim/ip/uhdsdi_gt_v1_0_3 -pc_cfr_v6_1_4=$RDI_DATADIR/xsim/ip/pc_cfr_v6_1_4 -lmb_v10_v3_0_9=$RDI_DATADIR/xsim/ip/lmb_v10_v3_0_9 -axis_interconnect_v1_1_17=$RDI_DATADIR/xsim/ip/axis_interconnect_v1_1_17 -cordic_v6_0_15=$RDI_DATADIR/xsim/ip/cordic_v6_0_15 -axis_register_slice_v1_1_19=$RDI_DATADIR/xsim/ip/axis_register_slice_v1_1_19 -axis_switch_v1_1_19=$RDI_DATADIR/xsim/ip/axis_switch_v1_1_19 -axi_interconnect_v1_7_16=$RDI_DATADIR/xsim/ip/axi_interconnect_v1_7_16 -mult_gen_v12_0_15=$RDI_DATADIR/xsim/ip/mult_gen_v12_0_15 -spdif_v2_0_21=$RDI_DATADIR/xsim/ip/spdif_v2_0_21 -v_hscaler_v1_0_13=$RDI_DATADIR/xsim/ip/v_hscaler_v1_0_13 -ethernet_1_10_25g_v2_3_3=$RDI_DATADIR/xsim/ip/ethernet_1_10_25g_v2_3_3 -xbip_pipe_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_pipe_v3_0_6 -axi_quad_spi_v3_2_18=$RDI_DATADIR/xsim/ip/axi_quad_spi_v3_2_18 -axi_bram_ctrl_v4_1_1=$RDI_DATADIR/xsim/ip/axi_bram_ctrl_v4_1_1 -axi_lite_ipif_v3_0_4=$RDI_DATADIR/xsim/ip/axi_lite_ipif_v3_0_4 -axi_protocol_checker_v2_0_5=$RDI_DATADIR/xsim/ip/axi_protocol_checker_v2_0_5 -axi_lite_ipif_v3_0=$RDI_DATADIR/xsim/ip/axi_lite_ipif_v3_0 -mipi_dsi_tx_ctrl_v1_0_7=$RDI_DATADIR/xsim/ip/mipi_dsi_tx_ctrl_v1_0_7 -ieee802d3_25g_rs_fec_v1_0_13=$RDI_DATADIR/xsim/ip/ieee802d3_25g_rs_fec_v1_0_13 -aie_xtlm_v1_0_0=$RDI_DATADIR/xsim/ip/aie_xtlm_v1_0_0 -xtlm=$RDI_DATADIR/xsim/ip/xtlm -iomodule_v3_0=$RDI_DATADIR/xsim/ip/iomodule_v3_0 -ieee802d3_clause74_fec_v1_0_4=$RDI_DATADIR/xsim/ip/ieee802d3_clause74_fec_v1_0_4 -xlconcat_v2_1_3=$RDI_DATADIR/xsim/ip/xlconcat_v2_1_3 -perf_axi_tg_v1_0_8=$RDI_DATADIR/xsim/ip/perf_axi_tg_v1_0_8 -axi_crossbar_v2_1_20=$RDI_DATADIR/xsim/ip/axi_crossbar_v2_1_20 -tsn_endpoint_ethernet_mac_block_v1_0_4=$RDI_DATADIR/xsim/ip/tsn_endpoint_ethernet_mac_block_v1_0_4 -v_ycrcb2rgb_v7_1_13=$RDI_DATADIR/xsim/ip/v_ycrcb2rgb_v7_1_13 -xhmc_v1_0_9=$RDI_DATADIR/xsim/ip/xhmc_v1_0_9 -dp_videoaxi4s_bridge_v1_0_0=$RDI_DATADIR/xsim/ip/dp_videoaxi4s_bridge_v1_0_0 -lte_ul_channel_decoder_v4_0_16=$RDI_DATADIR/xsim/ip/lte_ul_channel_decoder_v4_0_16 -soft_ecc_proxy_v1_0_0=$RDI_DATADIR/xsim/ip/soft_ecc_proxy_v1_0_0 -pr_bitstream_monitor_v1_0_1=$RDI_DATADIR/xsim/ip/pr_bitstream_monitor_v1_0_1 -sync_ip=$RDI_DATADIR/xsim/ip/sync_ip -v_frmbuf_rd_v2_1_2=$RDI_DATADIR/xsim/ip/v_frmbuf_rd_v2_1_2 -c_compare_v12_0_6=$RDI_DATADIR/xsim/ip/c_compare_v12_0_6 -cmac_usplus_v2_6_2=$RDI_DATADIR/xsim/ip/cmac_usplus_v2_6_2 -axi_mcdma_v1_0_5=$RDI_DATADIR/xsim/ip/axi_mcdma_v1_0_5 -c_gate_bit_v12_0_6=$RDI_DATADIR/xsim/ip/c_gate_bit_v12_0_6 -g709_fec_v2_4_1=$RDI_DATADIR/xsim/ip/g709_fec_v2_4_1 -lut_buffer_v1_0_0=$RDI_DATADIR/xsim/ip/lut_buffer_v1_0_0 -ai_pl=$RDI_DATADIR/xsim/ip/ai_pl -fifo_generator_v13_1_4=$RDI_DATADIR/xsim/ip/fifo_generator_v13_1_4 -v_uhdsdi_audio_v1_1_0=$RDI_DATADIR/xsim/ip/v_uhdsdi_audio_v1_1_0 -l_ethernet_v2_3_5=$RDI_DATADIR/xsim/ip/l_ethernet_v2_3_5 -microblaze_mcs_v2_3_6=$RDI_DATADIR/xsim/ip/microblaze_mcs_v2_3_6 -v_uhdsdi_audio_v2_0_1=$RDI_DATADIR/xsim/ip/v_uhdsdi_audio_v2_0_1 -ldpc_v2_0_3=$RDI_DATADIR/xsim/ip/ldpc_v2_0_3 -xbip_dsp48_mult_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_mult_v3_0_6 -xpm=$RDI_DATADIR/xsim/ip/xpm -srio_gen2_v4_1_6=$RDI_DATADIR/xsim/ip/srio_gen2_v4_1_6 -g975_efec_i4_v1_0_17=$RDI_DATADIR/xsim/ip/g975_efec_i4_v1_0_17 -noc_na_v1_0_0=$RDI_DATADIR/xsim/ip/noc_na_v1_0_0 -roe_framer_v2_0_1=$RDI_DATADIR/xsim/ip/roe_framer_v2_0_1 -xbip_utils_v3_0_10=$RDI_DATADIR/xsim/ip/xbip_utils_v3_0_10 -generic_baseblocks_v2_1_0=$RDI_DATADIR/xsim/ip/generic_baseblocks_v2_1_0 -ten_gig_eth_pcs_pma_v6_0_15=$RDI_DATADIR/xsim/ip/ten_gig_eth_pcs_pma_v6_0_15 -can_v5_0_22=$RDI_DATADIR/xsim/ip/can_v5_0_22 -av_pat_gen_v1_0_0=$RDI_DATADIR/xsim/ip/av_pat_gen_v1_0_0 -fec_5g_common_v1_1_1=$RDI_DATADIR/xsim/ip/fec_5g_common_v1_1_1 -lmb_v10_v3_0=$RDI_DATADIR/xsim/ip/lmb_v10_v3_0 -axis_dwidth_converter_v1_1_18=$RDI_DATADIR/xsim/ip/axis_dwidth_converter_v1_1_18 -lte_rach_detector_v3_1_5=$RDI_DATADIR/xsim/ip/lte_rach_detector_v3_1_5 -xxv_ethernet_v3_0_3=$RDI_DATADIR/xsim/ip/xxv_ethernet_v3_0_3 -axi_iic_v2_0_22=$RDI_DATADIR/xsim/ip/axi_iic_v2_0_22 -axi_pcie_v2_9_1=$RDI_DATADIR/xsim/ip/axi_pcie_v2_9_1 -util_reduced_logic_v2_0_4=$RDI_DATADIR/xsim/ip/util_reduced_logic_v2_0_4 -sim_trig_top_v1_0=$RDI_DATADIR/xsim/ip/sim_trig_top_v1_0 -v_smpte_uhdsdi_tx_v1_0_0=$RDI_DATADIR/xsim/ip/v_smpte_uhdsdi_tx_v1_0_0 -v_tpg_v7_0_13=$RDI_DATADIR/xsim/ip/v_tpg_v7_0_13 -sd_fec_v1_1_3=$RDI_DATADIR/xsim/ip/sd_fec_v1_1_3 -xbip_dsp48_multadd_v3_0_6=$RDI_DATADIR/xsim/ip/xbip_dsp48_multadd_v3_0_6 -lib_srl_fifo_v1_0_2=$RDI_DATADIR/xsim/ip/lib_srl_fifo_v1_0_2 -v_multi_scaler_v1_0_1=$RDI_DATADIR/xsim/ip/v_multi_scaler_v1_0_1 -axis_infrastructure_v1_1_0=$RDI_DATADIR/xsim/ip/axis_infrastructure_v1_1_0 -advanced_io_wizard_v1_0_0=$RDI_DATADIR/xsim/ip/advanced_io_wizard_v1_0_0 -mipi_csi2_rx_ctrl_v1_0_8=$RDI_DATADIR/xsim/ip/mipi_csi2_rx_ctrl_v1_0_8 -axi_pcie3_v3_0_9=$RDI_DATADIR/xsim/ip/axi_pcie3_v3_0_9 -axi_vfifo_ctrl_v2_0_21=$RDI_DATADIR/xsim/ip/axi_vfifo_ctrl_v2_0_21 -xsdbm_v2_0_0=$RDI_DATADIR/xsim/ip/xsdbm_v2_0_0 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/gui_handlers.wdf b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/gui_handlers.wdf index 804c12cf..5d4ccedd 100644 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/gui_handlers.wdf +++ b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/gui_handlers.wdf @@ -1,10 +1,10 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f63616e63656c:36:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:39:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:3130:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636d646d73676469616c6f675f6f6b:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f6d6d616e6473696e7075745f747970655f74636c5f636f6d6d616e645f68657265:31:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:65787072756e7472656570616e656c5f6578705f72756e5f747265655f7461626c65:33:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:3639:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:3731:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:67657474696e6773746172746564766965775f6d616e6167655f6970:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:67657474696e6773746172746564766965775f6f70656e5f70726f6a656374:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:67657474696e6773746172746564766965775f73746172745f7573696e675f76697661646f5f776974685f69705f636174616c6f67:31:00:00 @@ -28,10 +28,11 @@ version:1 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f72657365745f636f6d706f736974655f66696c65:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f67726573736469616c6f675f6261636b67726f756e64:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726469636f6d6d616e64735f64656c657465:31:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:72656d6f7665736f75726365736469616c6f675f616c736f5f64656c657465:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73696d706c656f757470757470726f647563746469616c6f675f636c6f73655f6469616c6f675f756e73617665645f6368616e6765735f77696c6c:35:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73696d706c656f757470757470726f647563746469616c6f675f67656e65726174655f6f75747075745f70726f64756374735f696d6d6564696174656c79:34:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73696d706c656f757470757470726f647563746469616c6f675f72657365745f6f75747075745f70726f6475637473:32:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73726363686f6f73657270616e656c5f6164645f636f6e666967757261626c655f69705f66696c6573:34:00:00 -70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73796e7468657469636167657474696e6773746172746564766965775f726563656e745f69705f6c6f636174696f6e73:34:00:00 +70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73796e7468657469636167657474696e6773746172746564766965775f726563656e745f69705f6c6f636174696f6e73:35:00:00 70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7870675f636f6566696c65776964676465745f62726f777365:32:00:00 -eof:3417462915 +eof:305610990 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/java_command_handlers.wdf b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/java_command_handlers.wdf index 71f49bca..28b3970c 100644 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/java_command_handlers.wdf +++ b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/java_command_handlers.wdf @@ -1,11 +1,11 @@ version:1 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6164646578697374696e67697068616e646c6572:32:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6564697464656c657465:31:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6564697464656c657465:32:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6d616e616765636f6d706f7369746574617267657473:35:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6e657769706c6f636174696f6e68616e646c6572:31:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e69706c6f636174696f6e68616e646c6572:31:00:00 -70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726576696f7573697068616e646c6572:34:00:00 +70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726576696f7573697068616e646c6572:35:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726f6a656374:32:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:7265637573746f6d697a65636f7265:3132:00:00 70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:73686f7776696577:33:00:00 -eof:1295650939 +eof:2810574154 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/project.wpc b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/project.wpc index 0161c5dc..2599f423 100644 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/project.wpc +++ b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/project.wpc @@ -1,3 +1,3 @@ version:1 -6d6f64655f636f756e7465727c4755494d6f6465:6 +6d6f64655f636f756e7465727c4755494d6f6465:7 eof: diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/webtalk_pa.xml b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/webtalk_pa.xml index 853a5270..639ecc15 100644 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/webtalk_pa.xml +++ b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt/webtalk_pa.xml @@ -3,7 +3,7 @@ - +
@@ -18,22 +18,22 @@ This means code written to parse this file will need to be revisited each subseq - + - + - + - + @@ -57,17 +57,18 @@ This means code written to parse this file will need to be revisited each subseq + - + - + - +
diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.Vivado_Synthesis.queue.rst b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.vivado.begin.rst b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.vivado.begin.rst deleted file mode 100644 index 2b4da80c..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.vivado.end.rst b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/ISEWrap.js b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecbc..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/ISEWrap.sh b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e8..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/__synthesis_is_complete__ b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/dont_touch.xdc b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/dont_touch.xdc deleted file mode 100644 index 7791a77c..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/dont_touch.xdc +++ /dev/null @@ -1,24 +0,0 @@ -# This file is automatically generated. -# It contains project source information necessary for synthesis and implementation. - -# IP: D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci -# IP: The module: 'selectio_lvds_rx' is the root of the design. Do not add the DONT_TOUCH constraint. - -# XDC: d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx_ooc.xdc -# XDC: The top module name and the constraint reference have the same name: 'selectio_lvds_rx'. Do not add the DONT_TOUCH constraint. -set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet - -# XDC: d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xdc -# XDC: The top module name and the constraint reference have the same name: 'selectio_lvds_rx'. Do not add the DONT_TOUCH constraint. -#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet - -# IP: D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci -# IP: The module: 'selectio_lvds_rx' is the root of the design. Do not add the DONT_TOUCH constraint. - -# XDC: d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx_ooc.xdc -# XDC: The top module name and the constraint reference have the same name: 'selectio_lvds_rx'. Do not add the DONT_TOUCH constraint. -#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet - -# XDC: d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xdc -# XDC: The top module name and the constraint reference have the same name: 'selectio_lvds_rx'. Do not add the DONT_TOUCH constraint. -#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/gen_run.xml b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/gen_run.xml deleted file mode 100644 index 1bfd60c2..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/gen_run.xml +++ /dev/null @@ -1,62 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/htr.txt b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/htr.txt deleted file mode 100644 index 21b2764f..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log selectio_lvds_rx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source selectio_lvds_rx.tcl diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/project.wdf b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/project.wdf deleted file mode 100644 index 556f4b3b..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/project.wdf +++ /dev/null @@ -1,61 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:36:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3330:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3330:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:566572696c6f67:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c626c6b5f6d656d5f67656e5f76385f345f335c434f534c55545f31305f3136626974:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669725f636f6d70696c65725f76375f325f31325c47617573734669725f31326d:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669725f636f6d70696c65725f76375f325f31325c47617573734669725f316d7035:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f335c6164393336315f636c6b5f67656e:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c635f6164647375625f7631325f305f31335c6164645f7332345f7333325f733332:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f335c616e745f636c6b5f67656e5f73746731:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f335c616e745f636c6b5f67656e5f73746732:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636f726469635f76365f305f31355c6174616e325f313662:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636d70795f76365f305f31375c636d70795f3132783132:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636d70795f76365f305f31375c636d70795f3136783132:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c626c6b5f6d656d5f67656e5f76385f345f335c646174615f3170356d:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669666f5f67656e657261746f725f7631335f325f345c6669666f5f416e744374726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669666f5f67656e657261746f725f7631335f325f345c6669666f5f6163636f725f636463:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669666f5f67656e657261746f725f7631335f325f345c6669666f5f7765696768745f636463:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f416e744374726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f63616c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f7266636f6e74726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f72785f707265:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f74785f7278:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c626c6b5f6d656d5f67656e5f76385f345f335c72616d5f686f705f64617461:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636f726469635f76365f305f31355c726f746174655f313662:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c73656c656374696f5f77697a5f76355f315f31335c73656c656374696f5f6c7664735f7278:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c73656c656374696f5f77697a5f76355f315f31335c73656c656374696f5f6c7664735f7478:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f616e745f7264:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f616e745f74657374:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f63616c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f636c6b5f6c645f7264:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f6d616e75616c5f6374726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f72665f7264:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f7266636f6e74726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:3633:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:3633:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:3633:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:3633:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:3633:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:3633:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:3633:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3661346264366134396337643466636438383330333461376438356536303661:506172656e742050412070726f6a656374204944:00 -eof:3953027363 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/rundef.js b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/rundef.js deleted file mode 100644 index 834f3a85..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "C:/Xilinx/SDK/2019.1/bin;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;C:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "C:/Xilinx/SDK/2019.1/bin;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;C:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log selectio_lvds_rx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source selectio_lvds_rx.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/runme.bat b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/runme.bat deleted file mode 100644 index 1760626b..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/runme.sh b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/runme.sh deleted file mode 100644 index a040db07..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=C:/Xilinx/SDK/2019.1/bin;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:C:/Xilinx/Vivado/2019.1/bin -else - PATH=C:/Xilinx/SDK/2019.1/bin;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:C:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log selectio_lvds_rx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source selectio_lvds_rx.tcl diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.dcp b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.dcp deleted file mode 100644 index d8aeb5d15d1625d07150e5b8f31e11484cd700e4..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8801 zcmZ{p1yGzl*Y_8P#ogU~DGtTmDemqLi}3fLIVJBFTa|ZILVr1-j=r|REH2yyIlB8>CVL(5(sQ#cS|fsWY|9<~Y`XbF z%e8yalbvzlKTu|ayQK8i&= zwO9k0)!?_w}X@^e~5Y{EniiA>5(~mxx zD`kV@vD$44S|BDCZ-QE{lN^8QrUrxFir-WA&!hoI<$ujGw*GOH>dW-r(g6T}<{oTr zXKw0h?PzG{ZU#1V@nkVKvpCYR2QToTJ>?n}tarm$O!kD12M;^5L-X^l1}MacE$m%z zz#o8Y^=W;szMkbN?qbU4mm&Zn^H%xIhT{uva*5LO*3{-kZoW|2y&Yi6*G{CM&uOh zGJ-cJphCF{q5!rB7L8TpE6V<*(Qw9&;#)9K7OD-z+z35bOHy1x#--RhrBjaK6uY#C z#S5KWy)#GS??SXniFh%A z=Y7B6bIh6BM0oT;^5yfrC%pW6=((q*%Gk=hz)v%sVq+JnYn@$Azt-t#JOj# za#7`;>G(5eM4!?nGUUi3al-<+ZbzVYW17MkJ3TBa?=LKfhLVX8#8?3jpyk}z-hLYO zH{6HpWO5vLetv^>pH}#bi zMJr1g^?Q|J-*CHNsk34Do_W%pYTqk|xi+V|iKRvk)uYBIT%}G_V=9V$--PU_{J@&bRPHH)B)Q z35jKpG_FWf0>}7Qp=X|O*co_#O3wmsOX!r)`Dq+%AbJW#2I0Cez(KN_LyrL;ahE>? ze3t7MUn3)PwcfbPbo0&mz6ZD!v=rcfWZ6!yRKByi4ZL+1oVL4VLjx>g!+CW8i#rNPAg1z~zY84|3GDc5bB{c~hB-DS0y`pYZ3lMU;~5{esy_Vb#@ ztG2m&$Cd3Fmi-#m+dp2mlDEs^sMNvgnua?%nD?vq_`C^|y0h(wC5|(Z(tu0C<#?pA z&K?c2c^W-o`5KHGDlwZ|Xp28)#rf_NmqBT<%1EG8N;>7YuHTv$xIz|GZ+o$BG)XYN z+?%y5vD&2Dn|>l>yo`^mT?;KJTJByE5a>kKZ}H6FU<&7!TH?{HZ=X;pPR(s0+(%l_ zuQH5!IwJiLNeF5LEo&E?b|SJGb=cK*vGoaAcaYY>k7jb{50UJrlID~As&w_N|0Zs| z^wSj|7Ta`4nFE_)Kc=t7N@?;vq26>kThGG4P6B^UGs?0Bd7U;`EK-9b-r;h@DCq<) zPB2$k!?R)IG1rOU2(L$h5)CV|cV zs7z*$dlOT>(X1R41}hYSKns`kPez@~;QcUMcnaIV%$BY#$k^$Q=|tCP1!4?u$)wMe zxuuKt9+WEH)$Jdp)P~N-wJFF2sg_cTHUifQW>L?UnWP&NnnzA=kGR8opt zVR-j6&0YxM3;T`{Xqb#&+=Pip&JSPtzyv z96a%tg1Ye2t;b(K(aMQD*pS%u{2cB$-diA5R#Bmt%su(4pwOR9hPZ(roz7jFnQ>@@ zGj{s6#q%vL%o`FVg22-Xg7Z4=#V6Q*2jTIrqv9$r!8iJ)V*f1&TRWJ#APx+V49mrN z$S}!7dknEgUJuK$$c`wCFv<)&4-K%g$}zv0X6JsRLZ`?)C_g;#NtS6~c&zS=ER*c$ z4<g^<9d(+LlHcNTGtRqLo zqM1K!T!suQG3`J#-}B`e$M#6cQ+5fhWrQcfL|k8iTC%4oHOeULQ`*Y&rjl`CJ>hTz zU2YF*80g+_@r#6e3&j}`&9tm3&{CQxH#>5cjPAjagPRxQoLl$6Mhz1DPA_Iqv&T0d z+M;NJxo)Tc11-dsWt$}_=khH|FQ}4gebD7sjP`u5;B%S6x@XmaPy15RYKPtS;=!nK zRm4O=%a>SdClnUOE%a~G{A%wzd=Hu13Tdc5dvsdwrh~&9uA++`NLIe`iEmYiaB5bZ z9t@G>m>oFOZ&+|dl%6s@8zhrEYsHeJ_(A-82FHCfe|WvPPu@!<_?sKKn1dbNTujZu z`jNFL-DF5G9)2<8JXChVVxa`o6e9bn1r-%2>S0gc)r#zvSC$2;Tg6HTti;z^?pghE zYwq)g;u_P@-=mvn=C}t3p-XekW>FPa+3;k~d5FUo+%OqQ1r9Yd;Nk~oq^;eCxAh#L z+sLZUe{>^oi9M=8)A$8`c;#}@XuOHkFUe;SG5~<{w+@4?jGfG5H1(qiHLRH6iDi`9cV% zT~MssRib4W7_8%E7}#y6;xo8v2*GH9VUQ{z=kPl#{F}9yB;goix9z{dW4zZ(%}J%_ z5j{eV8{M|uRqI!EGb?Ku6&}{6mdanbuDC}X50PUvMuzw`J;LG)7ixauTozZnco61r$ygA@uw6BBq8kW*Xq!%NP#qN`$GcitNfFhOC+(VN!!zsp5kxoV;(oV^b zzKvHI7D?~*nmU#5{!;Z>pK@j?ok3P#a1f*vQBANlvCGZu*y~tj?F0~UVH6AiLJB~I z!J{CSg=GFL`XE9i&YWB4OhK034rsz7peIyCG4#A`pKog{Es6@}U=OvcYQD5`TR$p+h<1L}<4%?6^ zC~mE`#$E5W*$|C(GUGreR}YN~7SKBzTj1=!h*88BjO@i5T-jPTEyV0{n&D?dluGFL z(%~$vZTAL{be#84(fg9bk}KkIXNj|R1o3#ZHcu1zOEC4Pz@Q7k@ukvu;kQe!(?UW| z69k8q{Uk}DFYUfq9(~J1uJbYLW0aGgdpRMUK6)zkmFVy~w7ttmk2}Gz7OG?jbbOu& zcJYfWxV23!oIp}nFwvykWca z7gE-ylA;YlrFvq&Le`mIc)Qc)e_#kg&l>~13+~$m#YVE3vxyWPz0YZ|27gwL^2Zz0 z{+tjOK3)Y-AXsugsh96!?Hn{Ccm1K86oNK|V_g%6d!8W^3go2*YLl{>LGbZ#kH&oB zb$w^6eRjqmj9RzSGVA8uRR=(^(9JbYQ0Y>KV5SU=lT;pd!`G{I<#swMndhZe7+h0u z+85Y}nuS#mTaCZ99xv65O?MoW3z`CkQ$;z2($Ej5>L>?u4kut?#|OE|H|7}Gf0an< z)gEpc;hF7+js`#4L918q(9|%rTAHtcd8YR6M=W3==`UM|1miN3A;&xxY0N(d@J>1D z&yTpXLhU$Pj5v>6BI$KxIQUg*k9CwJDw-MPe@wD&3Rlft9O&Fk=i>jswm`%(u(ly+ z=StMA)QwiU%Qd}*2;Z|mWZP2OiAgD3wGb&B!=WT;6w%=hy${VIcdD!aJBJSeJXM1h z_g{t&2fRlwd#^p$pA4;!oQvWWS=EV+keX(;W+~|pDMT1R&}^7;JS4YF1d7I(^wlh=~!`GF|dk==VN)Uv0z$QI5w zDwnYesAqc75P2LOYnqGESTmI#b^>B5H}BhRU2jFg{n4htxVo1TaKe`D9zoX`bx|;# zpBUt%@#PewI|FukNZn>h@UPR zNuSoa`3$#C*q>DURxKW2`iKoS+(vJ)eUr{;Z{GRloL%ERBUVzWI34vVtndR z`1_Ly(bI^>=4s7$s@rGUw^7|m6fiaI)b|;(Va=+xMHSL{D3wh?DVIx~gBMhl7-^qm zFWfbX-ws567rwukT^+bmX`Q-w&lBxmmvuoJX4FKixAg77>@)k)%6oYsP4lpBqUSW< zgo|6y;vmPR23dx=xuh!}>92P(^f~(?)Xc8arC4olF)A{hwkHo8t6mw4td26)cTVmB zICFj=yszPGTisZPy9D`6BhEL5MBznHLT*KIU%e(C3F8}HmgVuQ>NMQ-NVU(wKKlIsJ{ zkpIpE?mY$|eO>}83e^9R%Xyet^u~9hbP2`HDR7+K6AO4xE=+eo z!2X~Fj~yJf85HIMxT(59{gsE+yIOXhU=fKgaIgn3GlZ5<)^)fHeN}Oefs=|hb6cD-UdtG^XW6f?W-}jL3rPqWvC&xQ{q9x_0jMh)D(g287lNsWdGyw0V zV*V`+@N|H{gWI`z`Ew069tlyhm%{dji}%lyj2i^P4Z&qUaWj!&AslBBQ@^82lxfDE z25}ZAu@5#6g?GbMo}}5`XlnXAnfs2;JyJSW4A*y?MVB(5I_O31ZGE)KN6=2b9ZaB- z!f$zyqwJcw7ZX=wgVFKZl-l7G{{6+XY0d{_9Y3$G(jKO|QHET$JDx_@JZ+j%>c9Z` zi;y)Mbvaos#JoU$>GL)k;0KC7^)3q0&zW{;EF zEqf+e%wrHA?4}MfDSfVLC_OkAhia7@y58f#E>30UUFQ%?< z2peD~Le9y`gxc%KhIRF*qMA3}NeCI}B=NQUq{-;gyDF`?Vl zGyT|98%nH48_Q%K@(XSFf)>+mZ1%%d%N-5cX)p`YaKaCo-UqN~TCPla&K`1`nUoCT z`3lSL#>~_b(sZaa!SfCoL?w9-5)fUr4GKkOym-{Ap%3&eqGAB`cy4^HsH<&L&*#mJ zJmL1G;TDh%smY>4pXzI5tIqPL8W4{`$x%I*fjTHyIl$XY1S=C=_xiFD62sU z?9okexQb#gsbFqqg(K!%#l3aA$Y-tGG#e8wjYs{G6DVDHJ?crB9|@=7L?Qry%`o`53=qpFXnA``Nt^#|g$^PH7}6eNps*;NvQDVcKPx zs=lf$Qo|30Be=H+6m^FXcUVi14EJ9JVzHNtqP`!x7L%fP2Pun$9cAlNwB4MT$d&)V zIvNFdQu_)IX^0s0kPG-wO9O&Q#qvHMF@X}<*?b0Mc0}HR`7-wWP?4(I?Km+B=E%zj z=pldzj;Zxy&UY)+gmISi23fdMVL00M+r?umLA`|ZVwp(Ay4Z3=QOyo!N*R*-3)h8x zrSU+$(QvPyu(BN#WD&XAsF{*B^X9@ej#t3CO}axQnPSZmU_zGjaqG77#0eoNO%)2{ zLawBB#d+ZSe90<_L{72BE#GcpG3?oy=H_n9lnqF7XT1z1<*@ds4P88ibCqsG9guN8 zxSH`(!vpH};4xF~BK2I$#C_D7yp^@_k>Qb|@AU8m=m>^0M0gy#V`JMIUvASbHYBfIc!460bbTlb(tyC?6iy#5-S4)lqxMOi?#tJfl7;_}q ziXCLGi(a69cBbfLHM-c*#nb=-JQ>5ItK^Sqb>2GeL0XT*wCh(T*OYew2RsHr-j$4w z7?F;@T4=wRhgQvN=h?oApC3i}oS!3l?p9olYL>i9A3DD#P$cHPuh7XCUJ{@1iE?1p zdkRLqYv$IWHd6FJJj0k-((tOvf1?-KIqjMv90^}Ajc6hurdqa24cQ$Crti3ibLV}w zy@_;t=p^O&nJ;nfexn8_=Jwsr3y%fdF0fnC-r7B<@^ra8YT!^mYbwkR6;P!MS?0zU z%+roU;z%VyS?Vnbwu!H1>-jv#5`o`1qou}E9>nTb+8*M^< zt=q8IoCPRAj6_nL;cPHkPxqK_tVbl8)J{Is|HfKCKoyuIlL`qF(Ur*~`;gt!n(U-> z1W_!2a^5_v2`4cjQI~3jIoV-cE^BU&r^Db9pKT?BlKI(QrGvFU!nL7j{6Gbi4rCPlgDM6TFn`5hg?=}r1|2{ihY4~iwYa2tekdLaf=5O{GvmY z)uhm6b)^}}Kx<2d@owV42_N_Om$(KU~>6x40bI=RI4~5W*_Vt*j09*WhO9_7Ws%#wCm3(SDqN;Ch1x=@;%}N}~p9 z2aF>8$k0-WfPCAFCo~@e;TTo-Me%ah{M*SB(zqQmQ*&0ZBzhvnhx*itYW^`b((@cY zn17FQ;-+Q?`9-bjeyO;B8ztD)&4k6>TzN@>pEBrXhLOoF4j*@aW>vP7ZO*+Xc{B+N@g7;)o15_e>kRSV7L-SIq9uE=9@2}S{7o$~ z{KtY;W_B_0O16+}XuT)5Sl~~}xQ$rl$1;a1!7x!Nle*GeMJOc$iNiYAi`=#amt)0^ z#w#b=BSTK`;8oXv2L4c=a}E;0=yL?0cxsQfu#igjbZx{+lJL)6;p_f1n5nMH1wj(p zsUcRBxh048k4%-@LnbW0eIC+BDk{(*i7`FUCQL@QiUrc?y3y%?{+gtC$7Bis$=bxN zEt(sp`S>UhjLYfu?t5NCR!xMl&KuT#5=jspOWR>_C)7-OTl@BNhHb0TN@YDM{W777 zZ97I17mqqS_qR!%5O1mM27BS~C7aVM!s?Tnbf~>l%o*PDs)}osdsE=limqBUkC?Cd zJl)i@QkMzF@>O<=PubYf?@}jcOo_E|6LJoRflE%{8M3k*#Q$ohf4@0@aZkXDp#cp6 zf4=?iJ^JfLuPe>i_iLx3sLUpW6yD16O$eG2;1{-3_Iy&NWhP+<(|ADL#|DTYTO+Z-=2KLXph%cY*7kB4*i7hMu2@Yd6Ck1<12^%+AH&Gi; jZUuHmFAHreu$30On2D;Arn!^0%o{09TX_q0Q-S{hNNTf1 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.tcl b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.tcl deleted file mode 100644 index 7965001b..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.tcl +++ /dev/null @@ -1,156 +0,0 @@ -# -# Synthesis run script generated by Vivado -# - -set TIME_start [clock seconds] -proc create_report { reportName command } { - set status "." - append status $reportName ".fail" - if { [file exists $status] } { - eval file delete [glob $status] - } - send_msg_id runtcl-4 info "Executing : $command" - set retval [eval catch { $command } msg] - if { $retval != 0 } { - set fp [open $status w] - close $fp - send_msg_id runtcl-5 warning "$msg" - } -} -set_param simulator.modelsimInstallPath C:/Mentor/modeltech64_2020.4/win64 -set_param project.vivado.isBlockSynthRun true -set_msg_config -msgmgr_mode ooc_run -create_project -in_memory -part xc7k410tffg900-2 - -set_param project.singleFileAddWarning.threshold 0 -set_param project.compositeFile.enableAutoGeneration 0 -set_param synth.vivado.isSynthRun true -set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info -set_property webtalk.parent_dir D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/wt [current_project] -set_property parent.project_path D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.xpr [current_project] -set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project] -set_property default_lib xil_defaultlib [current_project] -set_property target_language Verilog [current_project] -set_property ip_output_repo d:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.cache/ip [current_project] -set_property ip_cache_permissions {read write} [current_project] -read_ip -quiet D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci -set_property used_in_implementation false [get_files -all d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx_ooc.xdc] -set_property used_in_implementation false [get_files -all d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xdc] - -# Mark all dcp files as not used in implementation to prevent them from being -# stitched into the results of this synthesis run. Any black boxes in the -# design are intentionally left as such for best results. Dcp files will be -# stitched into the design at a later time, either when this synthesis run is -# opened, or when it is stitched into a dependent implementation run. -foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { - set_property used_in_implementation false $dcp -} -read_xdc dont_touch.xdc -set_property used_in_implementation false [get_files dont_touch.xdc] -set_param ips.enableIPCacheLiteLoad 1 - -set cached_ip [config_ip_cache -export -no_bom -dir D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1 -new_name selectio_lvds_rx -ip [get_ips selectio_lvds_rx]] - -if { $cached_ip eq {} } { -close [open __synthesis_is_running__ w] - -synth_design -top selectio_lvds_rx -part xc7k410tffg900-2 -mode out_of_context - -#--------------------------------------------------------- -# Generate Checkpoint/Stub/Simulation Files For IP Cache -#--------------------------------------------------------- -# disable binary constraint mode for IPCache checkpoints -set_param constraints.enableBinaryConstraints false - -catch { - write_checkpoint -force -noxdef -rename_prefix selectio_lvds_rx_ selectio_lvds_rx.dcp - - set ipCachedFiles {} - write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ selectio_lvds_rx_stub.v - lappend ipCachedFiles selectio_lvds_rx_stub.v - - write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ selectio_lvds_rx_stub.vhdl - lappend ipCachedFiles selectio_lvds_rx_stub.vhdl - - write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ selectio_lvds_rx_sim_netlist.v - lappend ipCachedFiles selectio_lvds_rx_sim_netlist.v - - write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ selectio_lvds_rx_sim_netlist.vhdl - lappend ipCachedFiles selectio_lvds_rx_sim_netlist.vhdl -set TIME_taken [expr [clock seconds] - $TIME_start] - - config_ip_cache -add -dcp selectio_lvds_rx.dcp -move_files $ipCachedFiles -use_project_ipc -synth_runtime $TIME_taken -ip [get_ips selectio_lvds_rx] -} - -rename_ref -prefix_all selectio_lvds_rx_ - -# disable binary constraint mode for synth run checkpoints -set_param constraints.enableBinaryConstraints false -write_checkpoint -force -noxdef selectio_lvds_rx.dcp -create_report "selectio_lvds_rx_synth_1_synth_report_utilization_0" "report_utilization -file selectio_lvds_rx_utilization_synth.rpt -pb selectio_lvds_rx_utilization_synth.pb" - -if { [catch { - write_verilog -force -mode synth_stub D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode synth_stub D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT" -} - -if { [catch { - write_verilog -force -mode funcsim D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.v -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - -if { [catch { - write_vhdl -force -mode funcsim D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.vhdl -} _RESULT ] } { - puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT" -} - - -} else { - - -}; # end if cached_ip - -add_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.v -of_objects [get_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci] - -add_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.vhdl -of_objects [get_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci] - -add_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.v -of_objects [get_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci] - -add_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.vhdl -of_objects [get_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci] - -add_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.dcp -of_objects [get_files D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci] - -if {[file isdir D:/vivado-git/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx]} { - catch { - file copy -force D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.v D:/vivado-git/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx - } -} - -if {[file isdir D:/vivado-git/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx]} { - catch { - file copy -force D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.vhdl D:/vivado-git/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx - } -} - -if {[file isdir D:/vivado-git/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx]} { - catch { - file copy -force D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.v D:/vivado-git/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx - } -} - -if {[file isdir D:/vivado-git/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx]} { - catch { - file copy -force D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.vhdl D:/vivado-git/projects/datalink_814/dl814_k7/ip/ip_user_files/ip/selectio_lvds_rx - } -} -file delete __synthesis_is_running__ -close [open __synthesis_is_complete__ w] diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.vds b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.vds deleted file mode 100644 index 09ad1655..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.vds +++ /dev/null @@ -1,289 +0,0 @@ -#----------------------------------------------------------- -# Vivado v2019.1.3 (64-bit) -# SW Build 2644227 on Wed Sep 4 09:45:24 MDT 2019 -# IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019 -# Start of session at: Sun Mar 19 18:25:34 2023 -# Process ID: 30212 -# Current directory: D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1 -# Command line: vivado.exe -log selectio_lvds_rx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source selectio_lvds_rx.tcl -# Log file: D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.vds -# Journal file: D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1\vivado.jou -#----------------------------------------------------------- -Sourcing tcl script 'C:/Users/Josh/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl' -source selectio_lvds_rx.tcl -notrace -Command: synth_design -top selectio_lvds_rx -part xc7k410tffg900-2 -mode out_of_context -Starting synth_design -Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t' -INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t' -INFO: [Device 21-403] Loading part xc7k410tffg900-2 -INFO: Launching helper process for spawning children vivado processes -INFO: Helper process launched with PID 26720 ---------------------------------------------------------------------------------- -Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 884.641 ; gain = 176.336 ---------------------------------------------------------------------------------- -INFO: [Synth 8-6157] synthesizing module 'selectio_lvds_rx' [d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.v:58] - Parameter SYS_W bound to: 2 - type: integer - Parameter DEV_W bound to: 2 - type: integer -INFO: [Synth 8-6157] synthesizing module 'selectio_lvds_rx_selectio_wiz' [d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v:56] - Parameter SYS_W bound to: 2 - type: integer - Parameter DEV_W bound to: 2 - type: integer -INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856] - Parameter CAPACITANCE bound to: DONT_CARE - type: string - Parameter IBUF_DELAY_VALUE bound to: 0 - type: string - Parameter IBUF_LOW_PWR bound to: TRUE - type: string - Parameter IFD_DELAY_VALUE bound to: AUTO - type: string - Parameter IOSTANDARD bound to: LVCMOS33 - type: string -INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856] -INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664] - Parameter INIT bound to: 1'b0 - Parameter IS_C_INVERTED bound to: 1'b0 - Parameter IS_D_INVERTED bound to: 1'b0 - Parameter IS_R_INVERTED bound to: 1'b0 -INFO: [Synth 8-6155] done synthesizing module 'FDRE' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664] -INFO: [Synth 8-6155] done synthesizing module 'selectio_lvds_rx_selectio_wiz' (3#1) [d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx_selectio_wiz.v:56] -INFO: [Synth 8-6155] done synthesizing module 'selectio_lvds_rx' (4#1) [d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.v:58] ---------------------------------------------------------------------------------- -Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 952.234 ; gain = 243.930 ---------------------------------------------------------------------------------- - -Report Check Netlist: -+------+------------------+-------+---------+-------+------------------+ -| |Item |Errors |Warnings |Status |Description | -+------+------------------+-------+---------+-------+------------------+ -|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | -+------+------------------+-------+---------+-------+------------------+ ---------------------------------------------------------------------------------- -Start Handling Custom Attributes ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 952.234 ; gain = 243.930 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 952.234 ; gain = 243.930 ---------------------------------------------------------------------------------- -INFO: [Project 1-570] Preparing netlist for logic optimization - -Processing XDC Constraints -Initializing timing engine -Parsing XDC File [d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx_ooc.xdc] for cell 'inst' -Finished Parsing XDC File [d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx_ooc.xdc] for cell 'inst' -INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/selectio_lvds_rx_propImpl.xdc]. -Resolution: To avoid this warning, move constraints listed in [.Xil/selectio_lvds_rx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. -Parsing XDC File [d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xdc] for cell 'inst' -Finished Parsing XDC File [d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xdc] for cell 'inst' -Parsing XDC File [D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/dont_touch.xdc] -Finished Parsing XDC File [D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/dont_touch.xdc] -Completed Processing XDC Constraints - -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 995.320 ; gain = 0.000 -INFO: [Project 1-111] Unisim Transformation Summary: -No Unisim elements were transformed. - -Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1007.500 ; gain = 12.180 ---------------------------------------------------------------------------------- -Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.500 ; gain = 299.195 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Loading Part and Timing Information ---------------------------------------------------------------------------------- -Loading part: xc7k410tffg900-2 ---------------------------------------------------------------------------------- -Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.500 ; gain = 299.195 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Applying 'set_property' XDC Constraints ---------------------------------------------------------------------------------- -Applied set_property DONT_TOUCH = true for inst. (constraint file D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/dont_touch.xdc, line 9). ---------------------------------------------------------------------------------- -Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.500 ; gain = 299.195 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.500 ; gain = 299.195 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start RTL Component Statistics ---------------------------------------------------------------------------------- -Detailed RTL Component Info : ---------------------------------------------------------------------------------- -Finished RTL Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- -Hierarchical RTL Component report ---------------------------------------------------------------------------------- -Finished RTL Hierarchical Component Statistics ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Part Resource Summary ---------------------------------------------------------------------------------- -Part Resources: -DSPs: 1540 (col length:140) -BRAMs: 1590 (col length: RAMB18 140 RAMB36 70) ---------------------------------------------------------------------------------- -Finished Part Resource Summary ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Cross Boundary and Area Optimization ---------------------------------------------------------------------------------- -Warning: Parallel synthesis criteria is not met ---------------------------------------------------------------------------------- -Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.500 ; gain = 299.195 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Applying XDC Timing Constraints ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1018.660 ; gain = 310.355 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Timing Optimization ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1018.660 ; gain = 310.355 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Technology Mapping ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1028.504 ; gain = 320.199 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Flattening Before IO Insertion ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Final Netlist Cleanup ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.328 ; gain = 335.023 ---------------------------------------------------------------------------------- - -Report Check Netlist: -+------+------------------+-------+---------+-------+------------------+ -| |Item |Errors |Warnings |Status |Description | -+------+------------------+-------+---------+-------+------------------+ -|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | -+------+------------------+-------+---------+-------+------------------+ ---------------------------------------------------------------------------------- -Start Renaming Generated Instances ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.328 ; gain = 335.023 ---------------------------------------------------------------------------------- - -Report RTL Partitions: -+-+--------------+------------+----------+ -| |RTL Partition |Replication |Instances | -+-+--------------+------------+----------+ -+-+--------------+------------+----------+ ---------------------------------------------------------------------------------- -Start Rebuilding User Hierarchy ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.328 ; gain = 335.023 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Ports ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.328 ; gain = 335.023 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Handling Custom Attributes ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.328 ; gain = 335.023 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Renaming Generated Nets ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.328 ; gain = 335.023 ---------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -Start Writing Synthesis Report ---------------------------------------------------------------------------------- - -Report BlackBoxes: -+-+--------------+----------+ -| |BlackBox name |Instances | -+-+--------------+----------+ -+-+--------------+----------+ - -Report Cell Usage: -+------+-----+------+ -| |Cell |Count | -+------+-----+------+ -|1 |FDRE | 2| -|2 |IBUF | 2| -+------+-----+------+ - -Report Instance Areas: -+------+---------+------------------------------+------+ -| |Instance |Module |Cells | -+------+---------+------------------------------+------+ -|1 |top | | 4| -|2 | inst |selectio_lvds_rx_selectio_wiz | 4| -+------+---------+------------------------------+------+ ---------------------------------------------------------------------------------- -Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.328 ; gain = 335.023 ---------------------------------------------------------------------------------- -Synthesis finished with 0 errors, 0 critical warnings and 0 warnings. -Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1043.328 ; gain = 279.758 -Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.328 ; gain = 335.023 -INFO: [Project 1-571] Translating synthesized netlist -INFO: [Project 1-570] Preparing netlist for logic optimization -INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.727 ; gain = 0.000 -INFO: [Project 1-111] Unisim Transformation Summary: -No Unisim elements were transformed. - -INFO: [Common 17-83] Releasing license: Synthesis -18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. -synth_design completed successfully -synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1070.727 ; gain = 683.102 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.727 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.dcp' has been generated. -WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used. -INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP selectio_lvds_rx, cache-ID = fffcbdb43410d449 -Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.727 ; gain = 0.000 -WARNING: [Constraints 18-5210] No constraints selected for write. -Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. -INFO: [Common 17-1381] The checkpoint 'D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx.dcp' has been generated. -INFO: [runtcl-4] Executing : report_utilization -file selectio_lvds_rx_utilization_synth.rpt -pb selectio_lvds_rx_utilization_synth.pb -INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 18:25:55 2023... diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.v b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.v deleted file mode 100644 index 925586ae..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.v +++ /dev/null @@ -1,168 +0,0 @@ -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// -------------------------------------------------------------------------------- -// Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 -// Date : Sun Mar 19 18:25:55 2023 -// Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode funcsim -// D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.v -// Design : selectio_lvds_rx -// Purpose : This verilog netlist is a functional simulation representation of the design and should not be modified -// or synthesized. This netlist cannot be used for SDF annotated simulation. -// Device : xc7k410tffg900-2 -// -------------------------------------------------------------------------------- -`timescale 1 ps / 1 ps - -(* DEV_W = "2" *) (* SYS_W = "2" *) -(* NotValidForBitStream *) -module selectio_lvds_rx - (data_in_from_pins, - data_in_to_device, - clk_in, - io_reset); - input [1:0]data_in_from_pins; - output [1:0]data_in_to_device; - input clk_in; - input io_reset; - - wire clk_in; - (* IBUF_LOW_PWR *) (* IOSTANDARD = "LVCMOS33" *) wire [1:0]data_in_from_pins; - wire [1:0]data_in_to_device; - wire io_reset; - - (* DEV_W = "2" *) - (* SYS_W = "2" *) - selectio_lvds_rx_selectio_lvds_rx_selectio_wiz inst - (.clk_in(clk_in), - .data_in_from_pins(data_in_from_pins), - .data_in_to_device(data_in_to_device), - .io_reset(io_reset)); -endmodule - -(* DEV_W = "2" *) (* ORIG_REF_NAME = "selectio_lvds_rx_selectio_wiz" *) (* SYS_W = "2" *) -module selectio_lvds_rx_selectio_lvds_rx_selectio_wiz - (data_in_from_pins, - data_in_to_device, - clk_in, - io_reset); - input [1:0]data_in_from_pins; - output [1:0]data_in_to_device; - input clk_in; - input io_reset; - - wire clk_in; - wire [1:0]data_in_from_pins; - wire [1:0]data_in_from_pins_int; - wire [1:0]data_in_to_device; - wire io_reset; - - (* BOX_TYPE = "PRIMITIVE" *) - (* IOB = "TRUE" *) - FDRE #( - .INIT(1'b0), - .IS_C_INVERTED(1'b0), - .IS_D_INVERTED(1'b0), - .IS_R_INVERTED(1'b0)) - \pins[0].fdre_in_inst - (.C(clk_in), - .CE(1'b1), - .D(data_in_from_pins_int[0]), - .Q(data_in_to_device[0]), - .R(io_reset)); - (* BOX_TYPE = "PRIMITIVE" *) - (* CAPACITANCE = "DONT_CARE" *) - (* IBUF_DELAY_VALUE = "0" *) - (* IFD_DELAY_VALUE = "AUTO" *) - IBUF \pins[0].ibuf_inst - (.I(data_in_from_pins[0]), - .O(data_in_from_pins_int[0])); - (* BOX_TYPE = "PRIMITIVE" *) - (* IOB = "TRUE" *) - FDRE #( - .INIT(1'b0), - .IS_C_INVERTED(1'b0), - .IS_D_INVERTED(1'b0), - .IS_R_INVERTED(1'b0)) - \pins[1].fdre_in_inst - (.C(clk_in), - .CE(1'b1), - .D(data_in_from_pins_int[1]), - .Q(data_in_to_device[1]), - .R(io_reset)); - (* BOX_TYPE = "PRIMITIVE" *) - (* CAPACITANCE = "DONT_CARE" *) - (* IBUF_DELAY_VALUE = "0" *) - (* IFD_DELAY_VALUE = "AUTO" *) - IBUF \pins[1].ibuf_inst - (.I(data_in_from_pins[1]), - .O(data_in_from_pins_int[1])); -endmodule -`ifndef GLBL -`define GLBL -`timescale 1 ps / 1 ps - -module glbl (); - - parameter ROC_WIDTH = 100000; - parameter TOC_WIDTH = 0; - -//-------- STARTUP Globals -------------- - wire GSR; - wire GTS; - wire GWE; - wire PRLD; - tri1 p_up_tmp; - tri (weak1, strong0) PLL_LOCKG = p_up_tmp; - - wire PROGB_GLBL; - wire CCLKO_GLBL; - wire FCSBO_GLBL; - wire [3:0] DO_GLBL; - wire [3:0] DI_GLBL; - - reg GSR_int; - reg GTS_int; - reg PRLD_int; - -//-------- JTAG Globals -------------- - wire JTAG_TDO_GLBL; - wire JTAG_TCK_GLBL; - wire JTAG_TDI_GLBL; - wire JTAG_TMS_GLBL; - wire JTAG_TRST_GLBL; - - reg JTAG_CAPTURE_GLBL; - reg JTAG_RESET_GLBL; - reg JTAG_SHIFT_GLBL; - reg JTAG_UPDATE_GLBL; - reg JTAG_RUNTEST_GLBL; - - reg JTAG_SEL1_GLBL = 0; - reg JTAG_SEL2_GLBL = 0 ; - reg JTAG_SEL3_GLBL = 0; - reg JTAG_SEL4_GLBL = 0; - - reg JTAG_USER_TDO1_GLBL = 1'bz; - reg JTAG_USER_TDO2_GLBL = 1'bz; - reg JTAG_USER_TDO3_GLBL = 1'bz; - reg JTAG_USER_TDO4_GLBL = 1'bz; - - assign (strong1, weak0) GSR = GSR_int; - assign (strong1, weak0) GTS = GTS_int; - assign (weak1, weak0) PRLD = PRLD_int; - - initial begin - GSR_int = 1'b1; - PRLD_int = 1'b1; - #(ROC_WIDTH) - GSR_int = 1'b0; - PRLD_int = 1'b0; - end - - initial begin - GTS_int = 1'b1; - #(TOC_WIDTH) - GTS_int = 1'b0; - end - -endmodule -`endif diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.vhdl b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.vhdl deleted file mode 100644 index 8998975d..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.vhdl +++ /dev/null @@ -1,121 +0,0 @@ --- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. --- -------------------------------------------------------------------------------- --- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 --- Date : Sun Mar 19 18:25:55 2023 --- Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode funcsim --- D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_sim_netlist.vhdl --- Design : selectio_lvds_rx --- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or --- synthesized. This netlist cannot be used for SDF annotated simulation. --- Device : xc7k410tffg900-2 --- -------------------------------------------------------------------------------- -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; -library UNISIM; -use UNISIM.VCOMPONENTS.ALL; -entity selectio_lvds_rx_selectio_lvds_rx_selectio_wiz is - port ( - data_in_from_pins : in STD_LOGIC_VECTOR ( 1 downto 0 ); - data_in_to_device : out STD_LOGIC_VECTOR ( 1 downto 0 ); - clk_in : in STD_LOGIC; - io_reset : in STD_LOGIC - ); - attribute DEV_W : integer; - attribute DEV_W of selectio_lvds_rx_selectio_lvds_rx_selectio_wiz : entity is 2; - attribute ORIG_REF_NAME : string; - attribute ORIG_REF_NAME of selectio_lvds_rx_selectio_lvds_rx_selectio_wiz : entity is "selectio_lvds_rx_selectio_wiz"; - attribute SYS_W : integer; - attribute SYS_W of selectio_lvds_rx_selectio_lvds_rx_selectio_wiz : entity is 2; -end selectio_lvds_rx_selectio_lvds_rx_selectio_wiz; - -architecture STRUCTURE of selectio_lvds_rx_selectio_lvds_rx_selectio_wiz is - signal data_in_from_pins_int : STD_LOGIC_VECTOR ( 1 downto 0 ); - attribute BOX_TYPE : string; - attribute BOX_TYPE of \pins[0].fdre_in_inst\ : label is "PRIMITIVE"; - attribute IOB : string; - attribute IOB of \pins[0].fdre_in_inst\ : label is "TRUE"; - attribute BOX_TYPE of \pins[0].ibuf_inst\ : label is "PRIMITIVE"; - attribute CAPACITANCE : string; - attribute CAPACITANCE of \pins[0].ibuf_inst\ : label is "DONT_CARE"; - attribute IBUF_DELAY_VALUE : string; - attribute IBUF_DELAY_VALUE of \pins[0].ibuf_inst\ : label is "0"; - attribute IFD_DELAY_VALUE : string; - attribute IFD_DELAY_VALUE of \pins[0].ibuf_inst\ : label is "AUTO"; - attribute BOX_TYPE of \pins[1].fdre_in_inst\ : label is "PRIMITIVE"; - attribute IOB of \pins[1].fdre_in_inst\ : label is "TRUE"; - attribute BOX_TYPE of \pins[1].ibuf_inst\ : label is "PRIMITIVE"; - attribute CAPACITANCE of \pins[1].ibuf_inst\ : label is "DONT_CARE"; - attribute IBUF_DELAY_VALUE of \pins[1].ibuf_inst\ : label is "0"; - attribute IFD_DELAY_VALUE of \pins[1].ibuf_inst\ : label is "AUTO"; -begin -\pins[0].fdre_in_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => clk_in, - CE => '1', - D => data_in_from_pins_int(0), - Q => data_in_to_device(0), - R => io_reset - ); -\pins[0].ibuf_inst\: unisim.vcomponents.IBUF - port map ( - I => data_in_from_pins(0), - O => data_in_from_pins_int(0) - ); -\pins[1].fdre_in_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => clk_in, - CE => '1', - D => data_in_from_pins_int(1), - Q => data_in_to_device(1), - R => io_reset - ); -\pins[1].ibuf_inst\: unisim.vcomponents.IBUF - port map ( - I => data_in_from_pins(1), - O => data_in_from_pins_int(1) - ); -end STRUCTURE; -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; -library UNISIM; -use UNISIM.VCOMPONENTS.ALL; -entity selectio_lvds_rx is - port ( - data_in_from_pins : in STD_LOGIC_VECTOR ( 1 downto 0 ); - data_in_to_device : out STD_LOGIC_VECTOR ( 1 downto 0 ); - clk_in : in STD_LOGIC; - io_reset : in STD_LOGIC - ); - attribute NotValidForBitStream : boolean; - attribute NotValidForBitStream of selectio_lvds_rx : entity is true; - attribute DEV_W : integer; - attribute DEV_W of selectio_lvds_rx : entity is 2; - attribute SYS_W : integer; - attribute SYS_W of selectio_lvds_rx : entity is 2; -end selectio_lvds_rx; - -architecture STRUCTURE of selectio_lvds_rx is - attribute DEV_W of inst : label is 2; - attribute SYS_W of inst : label is 2; -begin -inst: entity work.selectio_lvds_rx_selectio_lvds_rx_selectio_wiz - port map ( - clk_in => clk_in, - data_in_from_pins(1 downto 0) => data_in_from_pins(1 downto 0), - data_in_to_device(1 downto 0) => data_in_to_device(1 downto 0), - io_reset => io_reset - ); -end STRUCTURE; diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.v b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.v deleted file mode 100644 index eadd56c4..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.v +++ /dev/null @@ -1,23 +0,0 @@ -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// -------------------------------------------------------------------------------- -// Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 -// Date : Sun Mar 19 18:25:55 2023 -// Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode synth_stub -// D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.v -// Design : selectio_lvds_rx -// Purpose : Stub declaration of top-level module interface -// Device : xc7k410tffg900-2 -// -------------------------------------------------------------------------------- - -// This empty module with port declaration file causes synthesis tools to infer a black box for IP. -// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. -// Please paste the declaration into a Verilog source file or add the file as an additional source. -module selectio_lvds_rx(data_in_from_pins, data_in_to_device, clk_in, - io_reset) -/* synthesis syn_black_box black_box_pad_pin="data_in_from_pins[1:0],data_in_to_device[1:0],clk_in,io_reset" */; - input [1:0]data_in_from_pins; - output [1:0]data_in_to_device; - input clk_in; - input io_reset; -endmodule diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.vhdl b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.vhdl deleted file mode 100644 index 681e6822..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.vhdl +++ /dev/null @@ -1,31 +0,0 @@ --- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. --- -------------------------------------------------------------------------------- --- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 --- Date : Sun Mar 19 18:25:55 2023 --- Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode synth_stub --- D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_stub.vhdl --- Design : selectio_lvds_rx --- Purpose : Stub declaration of top-level module interface --- Device : xc7k410tffg900-2 --- -------------------------------------------------------------------------------- -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; - -entity selectio_lvds_rx is - Port ( - data_in_from_pins : in STD_LOGIC_VECTOR ( 1 downto 0 ); - data_in_to_device : out STD_LOGIC_VECTOR ( 1 downto 0 ); - clk_in : in STD_LOGIC; - io_reset : in STD_LOGIC - ); - -end selectio_lvds_rx; - -architecture stub of selectio_lvds_rx is -attribute syn_black_box : boolean; -attribute black_box_pad_pin : string; -attribute syn_black_box of stub : architecture is true; -attribute black_box_pad_pin of stub : architecture is "data_in_from_pins[1:0],data_in_to_device[1:0],clk_in,io_reset"; -begin -end; diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_utilization_synth.pb b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_rx_synth_1/selectio_lvds_rx_utilization_synth.pb deleted file mode 100644 index ac67e098f59a9688a6c6e2365ef01e0bfcc6a52a..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 291 zcmd<$FfuT-)HBpGp2VyXT$-DkSX8NypQcb+l9`iPl~|IQp9kV*r&cNyr55Lx7A2<^ z>z(CcU|?{V%gbQ*!{aG0*L7u^w?aS>hP}cJb`>72A|Q6JB#68#$?#=^`%) zaQF)(e>opjID6)d-C0$T_*^xH18y!))j;fCBM^Dlh@s(t%Ti+yd#weC{0kzTj#`4) zldL$LLfzb*LxOzH+JOY-+A}aHI6eiE3=D5wK;&LmkVvZ=h~4WABJTpp2FIm7AoeF8 nDff^FSEG1me_vmJKOHE?!_m*r)n{!WNXcIy*4ZB}ZU=JIxx4rELYU|4(@N~nNfZQ@ zL{aB_=ewTseILIMeT75!FB>gW)%102s|{?arq;Cau}SL~8b3U7ND{=UG1b`IG<0bZ zJzXxP&soH@(k~g-MtZv0oK1xM9e$U)ZF~fMgF{EkFrA{;N_f(uFpOm7sXHz?W71*P&{=C+ zw>PRaVrlC-PT58iTckl$TQjPSOEs%%ZsAl@F>So1<}YSM!LHZWi-M4naB9=25p1;V zs!^}1hHjHBI|8uLOiC2xAY3JMblHX>DV~DUJ4g~U#Q=n>@M~FOR`q=jy)bRtWV7iE zU>kUy*jT|0O(nWTaNRI*ohWw8Bo68^EI$p`YUC2!(WQng6ntttgzi|TcmOO|;U!29 zqK|m14}a@mUe4r$D}0AT!i$DI7)+xRhh$OMOPGoP)9BWy%MBOM-DeD?Mv?B&bJ7}z z8O3aVYRpBA^f(&#mgx~WYPph_$_SL8{?I?>&ku z3K>3^5#cB6il)N_F`wgQIfud!1Efc`j<`tp`UskEU<68Ep{M{JZZ%x4a1e4hlPTt> zMh(T6bb-G#&PB|99~#LP#z(^66u1|-)v-b<2V@TtaMht7 z^5{2%_&b&qQ`sZ{30{6>xq1Pw87;krZKH%i^0B?$BqdBCU57iOk&d>Ii}W2wpPf5@ zZKMBcAd-scp1)c!j+hydS*4$se=JGpD3 zo<>=)%B<-Hqgv#}v}??*v}rp6oNnowrEP-U+idos%L8asmI~Q{NVCogBJ2_Zf>@qj znl8_;OrI^!1;lZ7@$5>qJYAXd#nQ4(s@h_tvc^tz1{DHRQLI&G=gv&OQawL?=3H<- zVZeD*cAnEH-#gEl#S7J?3zfi{Rw^*1r)74xoH{$rSyT#6b8@!NYNpSvEDksmVP{%E z#o$bf%Rr#n>B?+iIcLt77Z#UgdBBO@A3?`zhECi~Ql!Pg$0x1FCan`-%BkhbdX{TY z#=jSFVuY0RxtxTUWP|ogfa&!Q8-@s_LQ>ipUBbCs33Ak*%}z_a@`aOG+TzBZW}h>bvaqzIn7PBOI{ zrekF4-&e0~_H0uHxRG~{vKwm)#vuEzSC8y#Ig|i?GrPy{K|jJU7>zoEo&%E)|C7NR#^{uy+Z)y7Yu`%r~64REoPH;8%>pCxufv+PowR&TN6 zyoTnVOgaBLFYX8SQuizGo%b5J`^o49_~*Is#BJ>SYtMsQ#(nGkZO@seVOqF-K{0jM zmBKsl4A?Droh9y`nmPsCf9-)M?m!>4h|Yq#UwQAm*K1p`=z!eb1SgzUt(n>-qE~fd z!@AtH2%T4qh4zwSQKv?Gf!>VWo3VTIL0$11EOXUSC4jEIc^k9z1r~xV`ncm#!l%HW z2kw(~Ty9ymv5CPKXliRMn^-XeCcmWQA^2U7r|#PvdW-YbWPj8S=(UskcEWD@XqQ-uKmPH4AdA5wph7Jx2@Il*7faQ>s z$uJ{GISEGaV=~X82j(G&qk#w5@jp|N!AL}3*L30pK;%q;86caZZhU`$|8VGW@Xh-3 zpVYv8{pzIknzJmGG#cFyM*)Vq(+%ykY^`BQZ*u7M>)^CB43*!isgb_v33ONkjE&zB z-iH>zH!TS%fI7I~|8XegYpC6?Jby#3oQWcRcnJNCo8N3U$R^QY(?mB)R+Fe&9at9v zZXVy^%LHOwb;m(}d4uwUN!&nB_a|)G)&m3&={H*Cb2LW zSA4m1M~iM`AmE}gVDT8hR8$+j>rQE51;C;b=l%r3YXK-6ag$`(=XL3g>&cs8?vrxp zQ65~sp&&~Y^g)x7f%0_tcT`PCaxSPQ{&g)f+D7&L7ty^F&;Ra;cpm&kGm`la4jqkD zMQ#W?Uu2cfcR2JpZg#+EAcXCebyBNpP0D~YbeIlb;?0(Bg*n!d-Kv-d@3CFAjh4F6 zkKi4hE9My^^G^;vva`)sP(g4BL_PzcN9|NBaVBNDxyf!Mf}`^5B8HP z;F<64|L}R()Io5cn(0bQhn*dP?RNwUccu+SM?A{$f*65kN?TD7@_aUm3ep4`6D3|O zMEo+ELNs;55B(=_(Enx6$p+GvKI1E&X!Q2YA)yH&p&XK2ACdEr7;xYfA=F#UMsOC( z)JdZ(`Qzw$);seYnsU7}UWyS|M@Y(oj1ka>R9VgIzU)V1*Y_?azqZrt+GO;Ix2h(r zsuaqEJMatoV~>RWkV9YX`VPFs?Le~rZiJ!0?Ts@um5Sk_a1xa(aF93J*rpP8%p$gP zR3WCleJtdg2-_i0X$MH?k{A0w_ejZ4IP_juN|fE6a?Yz5q>ZXQ8*QFKoWY9q#QC%>RYRv`1}F-9A97jz?0DS5QM!lHE=rMjGd zN+YIXsvDq)8aJpIgt>-U6f55lW1|Ty2VN9jWocGMX+{*76-LR$fnQ+qVsVN^v49?Q z#lksWR)|HPkR!O`|2y#bgd9W0*<+wrnT1#-G`qY6n<6or5%6)dAR+cAJW36(H9>ED>n>zlNXopzS9+#vT0Zro}ocq z@RK{Pv}p+IGFcu6o?l*Lg=Y?loixA_Jy0l(27#w!y$3HbJT42*n`sKxEUd%RlkoW2 z!M7-X>N#!xh(llNo;G(w#Q{&A`J2w0Jv?~^BQX1WUcQM=o)uQPl+Y8d=JY+HG(D>m ze&~jghFPNEu#Pbtf9TO^-{a7ix;iZezx~yj6cL;g#lGrHEbzIU&<)PP!|}YF9R}y( z>35Qq49FdDC8Hw@!9>v*PDp-#lsp7K?~#W0IP__M+Z%z>TV4Q$_Izm1qoSfQx+csv z9j!&w4c&l*?QOgOQ8asG4xSaXU#7{#uF6xq7l<* z-XEr31kz7F!J-ioKwUJRY$#Cai#|7sX9y&a5j;dJE0r67n}(QDZei0v@jA2&EFUId8T###En{STf`tM>hGcQT%?#j*%2>k zgcVn4Ji&lNVd`9Pz>E0f-5*T@-^&}G$m0he;`V~uILR$`9Qxa)j1&LRb$B8VLLc~j zTTzFrXvZ^`GeV1CF1Q%T^kKZ6P}gBR3}q9c_$bD0zu!=&!5Y)#r^B09G0{GuE_pMx z^HI8=^}XdcOeU)?R?*4s2Bq#*#=orD8(6@^snY%wyrU0cIZrKL_6oMsDoz6SK1P*Y z3s#cpRP#b!FELupt2=Kn^*m4{4YH`CI>JR27ZQcO4-E9io~3+|&u0rU%I??h(bNa{ zeGa|J^?{f^5==|(CBs|3l9@qnIX%dZqWey(v+ukDQ8(SKaqJc|&I*1}J-3)KQyFiM zYa_Ry)N;$|wg9CJHT@DKzY!C<{6Wt+Xg-M>(0dR=@-AHADRd*n!qg$CzbrvdiilEm zeJ-z#$xz`>rZoor3V-kJXNAA(S$EN?>z5b!yp#_=2rS)bg%{7EqZKILs5q6XJIy)W zHl#rOg1pN`4KwR37c@Jk&8K#%%C(#5zrur2~t(Hn_i`QF?#GMSK}GVJxA0Sm!P=J$_9)@8x}x$S!Ps6!RZEASe-Uwr4`!w2rwz}vw2#l z+^5zrIP}bPtp>FAwh%Bw%WguwcQD%XOITHaG7clahe^=3&V|(cEHvDuMT((gLZ$#k zkyS{|rv0RM*P9CNs@Lo4T5T;OLr3WvG%k#SS4xRFrxn1^(z9K@S+zEl;QsZ`uR(%; z>K+S5CpZvQsIpGko2JjsZ4nikX~4F-1Z@^*)uSryt>N`uNjZHMdgl$^QgvjFH=#3p zs=0=Dacgre`UvC81+?|JXKu@NLWAa2Y!FVKcQvgfz^@?mk4pbgn_ONS@y oOe_|$SSU%^QZ|dB26#kAzD~D!rs=_52+hGsu|hx@)W*600}F*2tpET3 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.Vivado_Synthesis.queue.rst b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.Vivado_Synthesis.queue.rst deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.vivado.begin.rst b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.vivado.begin.rst deleted file mode 100644 index 9888d76d..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.vivado.begin.rst +++ /dev/null @@ -1,5 +0,0 @@ - - - - - diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.vivado.end.rst b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/.vivado.end.rst deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/ISEWrap.js b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/ISEWrap.js deleted file mode 100644 index 97a2ecbc..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/ISEWrap.js +++ /dev/null @@ -1,270 +0,0 @@ -// -// Vivado(TM) -// ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6 -// Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. -// - -// GLOBAL VARIABLES -var ISEShell = new ActiveXObject( "WScript.Shell" ); -var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" ); -var ISERunDir = ""; -var ISELogFile = "runme.log"; -var ISELogFileStr = null; -var ISELogEcho = true; -var ISEOldVersionWSH = false; - - - -// BOOTSTRAP -ISEInit(); - - - -// -// ISE FUNCTIONS -// -function ISEInit() { - - // 1. RUN DIR setup - var ISEScrFP = WScript.ScriptFullName; - var ISEScrN = WScript.ScriptName; - ISERunDir = - ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 ); - - // 2. LOG file setup - ISELogFileStr = ISEOpenFile( ISELogFile ); - - // 3. LOG echo? - var ISEScriptArgs = WScript.Arguments; - for ( var loopi=0; loopi> " + ISELogFile + " 2>&1"; - ISEExitCode = ISEShell.Run( ISECmdLine, 0, true ); - ISELogFileStr = ISEOpenFile( ISELogFile ); - - } else { // WSH 5.6 - - // LAUNCH! - ISEShell.CurrentDirectory = ISERunDir; - - // Redirect STDERR to STDOUT - ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1"; - var ISEProcess = ISEShell.Exec( ISECmdLine ); - - // BEGIN file creation - var wbemFlagReturnImmediately = 0x10; - var wbemFlagForwardOnly = 0x20; - var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2"); - var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly); - var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly); - var NOC = 0; - var NOLP = 0; - var TPM = 0; - - var cpuInfos = new Enumerator(processor); - for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) { - var cpuInfo = cpuInfos.item(); - NOC += cpuInfo.NumberOfCores; - NOLP += cpuInfo.NumberOfLogicalProcessors; - } - var csInfos = new Enumerator(computerSystem); - for(;!csInfos.atEnd(); csInfos.moveNext()) { - var csInfo = csInfos.item(); - TPM += csInfo.TotalPhysicalMemory; - } - - var ISEHOSTCORE = NOLP - var ISEMEMTOTAL = TPM - - var ISENetwork = WScript.CreateObject( "WScript.Network" ); - var ISEHost = ISENetwork.ComputerName; - var ISEUser = ISENetwork.UserName; - var ISEPid = ISEProcess.ProcessID; - var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( " " ); - ISEBeginFile.WriteLine( "" ); - ISEBeginFile.Close(); - - var ISEOutStr = ISEProcess.StdOut; - var ISEErrStr = ISEProcess.StdErr; - - // WAIT for ISEStep to finish - while ( ISEProcess.Status == 0 ) { - - // dump stdout then stderr - feels a little arbitrary - while ( !ISEOutStr.AtEndOfStream ) { - ISEStdOut( ISEOutStr.ReadLine() ); - } - - WScript.Sleep( 100 ); - } - - ISEExitCode = ISEProcess.ExitCode; - } - - ISELogFileStr.Close(); - - // END/ERROR file creation - if ( ISEExitCode != 0 ) { - ISETouchFile( ISEStep, "error" ); - - } else { - ISETouchFile( ISEStep, "end" ); - } - - return ISEExitCode; -} - - -// -// UTILITIES -// -function ISEStdOut( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdOut.WriteLine( ISELine ); - } -} - -function ISEStdErr( ISELine ) { - - ISELogFileStr.WriteLine( ISELine ); - - if ( ISELogEcho ) { - WScript.StdErr.WriteLine( ISELine ); - } -} - -function ISETouchFile( ISERoot, ISEStatus ) { - - var ISETFile = - ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" ); - ISETFile.Close(); -} - -function ISEOpenFile( ISEFilename ) { - - // This function has been updated to deal with a problem seen in CR #870871. - // In that case the user runs a script that runs impl_1, and then turns around - // and runs impl_1 -to_step write_bitstream. That second run takes place in - // the same directory, which means we may hit some of the same files, and in - // particular, we will open the runme.log file. Even though this script closes - // the file (now), we see cases where a subsequent attempt to open the file - // fails. Perhaps the OS is slow to release the lock, or the disk comes into - // play? In any case, we try to work around this by first waiting if the file - // is already there for an arbitrary 5 seconds. Then we use a try-catch block - // and try to open the file 10 times with a one second delay after each attempt. - // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871. - // If there is an unrecognized exception when trying to open the file, we output - // an error message and write details to an exception.log file. - var ISEFullPath = ISERunDir + "/" + ISEFilename; - if (ISEFileSys.FileExists(ISEFullPath)) { - // File is already there. This could be a problem. Wait in case it is still in use. - WScript.Sleep(5000); - } - var i; - for (i = 0; i < 10; ++i) { - try { - return ISEFileSys.OpenTextFile(ISEFullPath, 8, true); - } catch (exception) { - var error_code = exception.number & 0xFFFF; // The other bits are a facility code. - if (error_code == 52) { // 52 is bad file name or number. - // Wait a second and try again. - WScript.Sleep(1000); - continue; - } else { - WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - var exceptionFilePath = ISERunDir + "/exception.log"; - if (!ISEFileSys.FileExists(exceptionFilePath)) { - WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details."); - var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true); - exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath); - exceptionFile.WriteLine("\tException name: " + exception.name); - exceptionFile.WriteLine("\tException error code: " + error_code); - exceptionFile.WriteLine("\tException message: " + exception.message); - exceptionFile.Close(); - } - throw exception; - } - } - } - // If we reached this point, we failed to open the file after 10 attempts. - // We need to error out. - WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath); - WScript.Quit(1); -} diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/ISEWrap.sh b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/ISEWrap.sh deleted file mode 100644 index f679f2e8..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/ISEWrap.sh +++ /dev/null @@ -1,67 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# ISEWrap.sh: Vivado Runs Script for UNIX -# Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. -# - -HD_LOG=$1 -shift - -# CHECK for a STOP FILE -if [ -f .stop.rst ] -then -echo "" >> $HD_LOG -echo "*** Halting run - EA reset detected ***" >> $HD_LOG -echo "" >> $HD_LOG -exit 1 -fi - -ISE_STEP=$1 -shift - -# WRITE STEP HEADER to LOG -echo "" >> $HD_LOG -echo "*** Running $ISE_STEP" >> $HD_LOG -echo " with args $@" >> $HD_LOG -echo "" >> $HD_LOG - -# LAUNCH! -$ISE_STEP "$@" >> $HD_LOG 2>&1 & - -# BEGIN file creation -ISE_PID=$! -if [ X != X$HOSTNAME ] -then -ISE_HOST=$HOSTNAME #bash -else -ISE_HOST=$HOST #csh -fi -ISE_USER=$USER - -ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l) -ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo) - -ISE_BEGINFILE=.$ISE_STEP.begin.rst -/bin/touch $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo " " >> $ISE_BEGINFILE -echo "" >> $ISE_BEGINFILE - -# WAIT for ISEStep to finish -wait $ISE_PID - -# END/ERROR file creation -RETVAL=$? -if [ $RETVAL -eq 0 ] -then - /bin/touch .$ISE_STEP.end.rst -else - /bin/touch .$ISE_STEP.error.rst -fi - -exit $RETVAL - diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/__synthesis_is_complete__ b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/__synthesis_is_complete__ deleted file mode 100644 index e69de29b..00000000 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/dont_touch.xdc b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/dont_touch.xdc deleted file mode 100644 index 00cea94d..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/dont_touch.xdc +++ /dev/null @@ -1,24 +0,0 @@ -# This file is automatically generated. -# It contains project source information necessary for synthesis and implementation. - -# IP: D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xci -# IP: The module: 'selectio_lvds_tx' is the root of the design. Do not add the DONT_TOUCH constraint. - -# XDC: d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx_ooc.xdc -# XDC: The top module name and the constraint reference have the same name: 'selectio_lvds_tx'. Do not add the DONT_TOUCH constraint. -set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet - -# XDC: d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xdc -# XDC: The top module name and the constraint reference have the same name: 'selectio_lvds_tx'. Do not add the DONT_TOUCH constraint. -#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet - -# IP: D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xci -# IP: The module: 'selectio_lvds_tx' is the root of the design. Do not add the DONT_TOUCH constraint. - -# XDC: d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx_ooc.xdc -# XDC: The top module name and the constraint reference have the same name: 'selectio_lvds_tx'. Do not add the DONT_TOUCH constraint. -#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet - -# XDC: d:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xdc -# XDC: The top module name and the constraint reference have the same name: 'selectio_lvds_tx'. Do not add the DONT_TOUCH constraint. -#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/gen_run.xml b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/gen_run.xml deleted file mode 100644 index 5808da1a..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/gen_run.xml +++ /dev/null @@ -1,59 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/htr.txt b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/htr.txt deleted file mode 100644 index 6f803f89..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/htr.txt +++ /dev/null @@ -1,9 +0,0 @@ -REM -REM Vivado(TM) -REM htr.txt: a Vivado-generated description of how-to-repeat the -REM the basic steps of a run. Note that runme.bat/sh needs -REM to be invoked for Vivado to track run status. -REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -REM - -vivado -log selectio_lvds_tx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source selectio_lvds_tx.tcl diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/project.wdf b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/project.wdf deleted file mode 100644 index bec260d7..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/project.wdf +++ /dev/null @@ -1,61 +0,0 @@ -version:1 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:36:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:3330:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:3330:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:566572696c6f67:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c626c6b5f6d656d5f67656e5f76385f345f335c434f534c55545f31305f3136626974:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669725f636f6d70696c65725f76375f325f31325c47617573734669725f31326d:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669725f636f6d70696c65725f76375f325f31325c47617573734669725f316d7035:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f335c6164393336315f636c6b5f67656e:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c635f6164647375625f7631325f305f31335c6164645f7332345f7333325f733332:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f335c616e745f636c6b5f67656e5f73746731:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f335c616e745f636c6b5f67656e5f73746732:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636f726469635f76365f305f31355c6174616e325f313662:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636d70795f76365f305f31375c636d70795f3132783132:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636d70795f76365f305f31375c636d70795f3136783132:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c626c6b5f6d656d5f67656e5f76385f345f335c646174615f3170356d:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669666f5f67656e657261746f725f7631335f325f345c6669666f5f416e744374726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669666f5f67656e657261746f725f7631335f325f345c6669666f5f6163636f725f636463:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c6669666f5f67656e657261746f725f7631335f325f345c6669666f5f7765696768745f636463:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f416e744374726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f63616c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f7266636f6e74726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f72785f707265:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f74785f7278:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c626c6b5f6d656d5f67656e5f76385f345f335c72616d5f686f705f64617461:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c636f726469635f76365f305f31355c726f746174655f313662:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c73656c656374696f5f77697a5f76355f315f31335c73656c656374696f5f6c7664735f7278:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c73656c656374696f5f77697a5f76355f315f31335c73656c656374696f5f6c7664735f7478:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f616e745f7264:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f616e745f74657374:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f63616c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f636c6b5f6c645f7264:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f6d616e75616c5f6374726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f72665f7264:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f7266636f6e74726c:636f72655f636f6e7461696e6572:74727565:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:3539:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:3539:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:3539:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:3539:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:3539:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:3539:00:00 -70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:3539:00:00 -5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3661346264366134396337643466636438383330333461376438356536303661:506172656e742050412070726f6a656374204944:00 -eof:1501154971 diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/rundef.js b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/rundef.js deleted file mode 100644 index 99169c8a..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/rundef.js +++ /dev/null @@ -1,36 +0,0 @@ -// -// Vivado(TM) -// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6 -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// - -var WshShell = new ActiveXObject( "WScript.Shell" ); -var ProcEnv = WshShell.Environment( "Process" ); -var PathVal = ProcEnv("PATH"); -if ( PathVal.length == 0 ) { - PathVal = "C:/Xilinx/SDK/2019.1/bin;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;C:/Xilinx/Vivado/2019.1/bin;"; -} else { - PathVal = "C:/Xilinx/SDK/2019.1/bin;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64;C:/Xilinx/Vivado/2019.1/bin;" + PathVal; -} - -ProcEnv("PATH") = PathVal; - -var RDScrFP = WScript.ScriptFullName; -var RDScrN = WScript.ScriptName; -var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 ); -var ISEJScriptLib = RDScrDir + "/ISEWrap.js"; -eval( EAInclude(ISEJScriptLib) ); - - -ISEStep( "vivado", - "-log selectio_lvds_tx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source selectio_lvds_tx.tcl" ); - - - -function EAInclude( EAInclFilename ) { - var EAFso = new ActiveXObject( "Scripting.FileSystemObject" ); - var EAInclFile = EAFso.OpenTextFile( EAInclFilename ); - var EAIFContents = EAInclFile.ReadAll(); - EAInclFile.Close(); - return EAIFContents; -} diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/runme.bat b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/runme.bat deleted file mode 100644 index 1760626b..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/runme.bat +++ /dev/null @@ -1,10 +0,0 @@ -@echo off - -rem Vivado (TM) -rem runme.bat: a Vivado-generated Script -rem Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. - - -set HD_SDIR=%~dp0 -cd /d "%HD_SDIR%" -cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %* diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/runme.sh b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/runme.sh deleted file mode 100644 index d2e2a879..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/runme.sh +++ /dev/null @@ -1,43 +0,0 @@ -#!/bin/sh - -# -# Vivado(TM) -# runme.sh: a Vivado-generated Runs Script for UNIX -# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -# - -echo "This script was generated under a different operating system." -echo "Please update the PATH and LD_LIBRARY_PATH variables below, before executing this script" -exit - -if [ -z "$PATH" ]; then - PATH=C:/Xilinx/SDK/2019.1/bin;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:C:/Xilinx/Vivado/2019.1/bin -else - PATH=C:/Xilinx/SDK/2019.1/bin;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2019.1/ids_lite/ISE/lib/nt64:C:/Xilinx/Vivado/2019.1/bin:$PATH -fi -export PATH - -if [ -z "$LD_LIBRARY_PATH" ]; then - LD_LIBRARY_PATH= -else - LD_LIBRARY_PATH=:$LD_LIBRARY_PATH -fi -export LD_LIBRARY_PATH - -HD_PWD='D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1' -cd "$HD_PWD" - -HD_LOG=runme.log -/bin/touch $HD_LOG - -ISEStep="./ISEWrap.sh" -EAStep() -{ - $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1 - if [ $? -ne 0 ] - then - exit - fi -} - -EAStep vivado -log selectio_lvds_tx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source selectio_lvds_tx.tcl diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx.dcp b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx.dcp deleted file mode 100644 index 0b9175b0e454c8f20ebf04f804317b8673bdfeaf..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 10242 zcmZ{q1yEf**Y6K52Y0su#ogWA-KDs@6?b=sQd~-LcXzj9#frPTUV5MJ-gln9{c#Glbx)c`Dd*tNP~f+0RRAK0Bn?#TEn)bV-E-b&80+Fkg0iM$5qH<(|&0Z4@z5t=2h)I>%m6 z;g4o>8Vz!-&i%eYPhk zyN!ks_u-7hG^<{(&KuqZA**YW-BdwK;V1q%w`ZjGunfsy!RPNCDO*Gf!0Z_cIU3O# z)8)(4oUin63FwR-oomi)?AL^DMNO0IJ@D59i!q|Ca!sMGhmha!A**X+3)O^Xz05UE zBE7zFEtfUMjFmJDmJMu)AUG2i66hpt(L4zp?jLXj<1R{25wqA0SRm<0)5^w2Cm!dt zB{o)P5q*S3MdOTD`LU7WA{(Rq&EDbZfuo!}ab4kG)2t9{zsnB;0F(*=0KX^S$;8^k z$l1b9-`dsKN#EI>&cxXCMCZ*ZlLO<8*Ee{8-})ro+NjGWVdB9QPuOvVbE7|IR<5|X zThMiJaih1-!qx2UE*TuFiVSJ)gtc|N4kl$Sac%GF`g$j~ARNyPa^BqkRA?bIGP*Y8 z*WL#}M!~1Rfchg(0Z5xETe3p1I>E^ME3nT#mtbZVl?{`TO)V~SI-#!jO?;r^#a-~i z+sM&Vx_OG`^y&h(qp;@G0$fltlnTZ=0zY*iUU{lga~K`i8@AX5n5*-N8w;-%W~>UQ z^Ag-%9mCs@Sm+2=MWL(uzH4v$A!~t5ft*~qWwD=aBQ&WE`k8lFR@D_vZv5Dz^l_H( zb_y4IVs4s)(!wo1Z&apL-h>;4-uB!OY^2X|I$+#$dvWkO zsDEt0>@k4Ur5EWQ>k$6f3U`LywuU5=zE)_r#Jz&S)7&Xq-S3#^jwel;gr6Lq`$+IhY=nRCEPS4^QWJ$6%t;)>vcvr9;eu`!~MUwrNn+?8x< zp0XB;)BWl?je4%oWWQi|9WI5v?4A=lP>q)IlLTB6nSj>^DS&#)dBu<9($9mLU@a~3LG{d4Ct`l)M&7yX5YmzOSgM5vZr!5XhO|DV>6@&vE~fpa3< z7-CMDuHaTNWF`+foV+{KMe_Y6!h{t%c3FaWsa4Yh`QbL}Zs2#e7k=!lc|Ie!O$$~I z>}kw~A(n1IgPwl#6brM4$To!MMVLTO!#an^h;w&n8$>9`)yVi9;1o^Ppagg#s8(y( zF3RNtUn8=0y`%Dv2HBR(%?3#;>c((<;epHR_+y*IZz)SYbxu@=e&grC4+Js%aP`hZ zh_o+Sgh!~++14(Gz^mHiC7N(3a^nB;P}({=Z>wyxapT(4 zq$T&D%cYIT5jxD%U1-d$SjWA6d~7l^_E3;Df_vhPtQ3>!yN3TvxKY5~G`!#Nz?Dj+ zUFgQl)~uy7u`}CfrbM|n+$U3{w-{o-3mzsnI0psK^`Vi!eF8l(Jn86*xzmHqmwenu zj^tE5S>O=9AaIj5!8DpxRi{{ASiHQP zjO)<)z%c8FIO$}XtgPfoQO;6QR~-rd&Af;SU^vi%pRRz=p}RoJbTIh&16}EUTU=Az z-ImZRGNw!^nyU`Q|9jAcpDwA>TgRQ$1gZ8KweRDT%VJ2*#lUz)xt4XAt@QyGyIm3B)`E3SksZN;5?|Fd$3 z__1mcQ_eMJCHLs9SV=m}!uRmG<3tD4-$qtNdl>LcUuF~y)C@Iik;T^I7 z9*QljY@fu)0s-}2u#P&JqTCKh;}fiz6`{yJ$>RJD`jbYMu|YHAlXWdi|Ds$IQh_b| zQP<}|khjz#qQ#s3+H*NLa$OsBL$)~mMJ+E_5k)C7io)L9F#`2|MGOQw#Uw`X=?qDK%ebt9bI^|k6!ZoPIs$K>3udp1- z*!#dOm+wnDB$vBs7KlSO_eV^S!$t9`{(eOfqR(`O)rQ9(L%_BodBC1 zFS7p@wnUGdSk~6mads*XHEX|b_=9Zx8pU2SE6Y{Wcrbb~ENb|%Qjb2bhJ{eW_;t}_ zS6gteHjt&5FNO=(4HYsrY&6q0W`I}tL^GWoH&F6z8ISVfEV@shCe67CbE|-4Q{W}g zv|9 zV41R2zChO7f?Xh|YpzGw&@t^WV3W+eKZ?_)rtdP@1@2bYg?Az}*UzB;z6B|p>CU-* zS$33}0%_rx%RVm)b~sQtEboJ7CQojE1vyEc;Q0KM)v5D9z(*>$*?jsHgYRC*OW{Z? zv>W-Q&2=xXfU4!gY7>rm9o+Xa;o?j`J|CSAUKp@Cp1)pA6NUBMOzG#tQYuevo>v8l zPe%|pBfcw7>%4_pF=#|=33`-iu5e(OAuKdZh-282z4AM{##d5bH`MfGn2$?3Mh~K;)*|S-I%Yi>SRd?`WsUB%{Y20s-H87N2v0D@W$|b>%-6UxwqufU6Bksne>7>SG$EhX997c!f>7{9z=9t-;lqlqAM`Xr^%cN+A z$0loQq-dljhG?W!8CX;q6aa=qJ&@6g?pQMvaX`SoI}v=BCmH)L?ioP;7uDxzY^WQj zXf-E*G-yMegzHo?>W`yvxnV^{D^+b5Dz0~3!CHMSD782`K^B>5y_nvv$1lSlzurH& zK^{uvy^R0L{I>pVMy#2V?qbrBW;U>9GwuBt*ArxujkS^&{)X2L6beMQ(#|M<*Jcjj z0(bcA5Yk2WcgP|}npC8^ZX^L)D{f`lXi(ppf{SN-;;tH^5FEhk>pUOR zq|O-?vg7=)Vd_d894knTNitwJc-|W+p|Dm+QAeLVIP;$i#zr$SikZrSfm4 zs1Vzs{=}~UT06a;vb3WB6V}6;>XQ<`dmy$R>lK-ux9Y~Q&e`?h%(KK;{S zJA;PH6PLZJ`M!MxUCluj4yaW0%P_q|{8C;6{#y(^MO2i<)(sZtF-{R}&jCdr#4{~? z62~7o8PuxxHzu)iH7@L04$K*S%I+z?^doT`G~%%%o&TOd_`23l9`DwZ{ho3DW<`!B zPIfMiMkY?W5!DF2L~sypzR|=Sq}Bq$Avk0tf`=)&rKJd}p|71P`PQpztGpGh!o|bp zA{#AF^uAv!pRz||8`F?IkxeqP9D)LoCD;}+Nejy@Ile5qi9qMx(-?>cj5ai2Vh5$C zZajpw^&KHwN+~ZDxZpU(oKzyI?K(aGVR4@_jT=Ov0RUlS0084}9df@grCQwmWRx+F9df+@nxuYC^eF9IuGHJbu2H{4y6V6wcQtbvpZEVsxdXpsjB$Ex7B5 zgrDD_rBkm{PLs-(FC1qnQ}z;&J~2w$aTHI|m6s_J(M)65TO3`_IDUkIjZ8lFpp@$c zL@tcwDKks&v~;8e2o}N87~u3&EYfKg)?|f1M`k)kllRkzXtqS|Fax`0PM7ySb$opq z3yAp4R8~AlG@-;)Cr=i4Id{0LGd?7cK*mekZA`rLZXGMj1llXQa9f2lRx5%DL9Yq5*nP-Knu0$6F zSoe56k~!S@L7IdDmJy7)l6Tp7xHrwOieNFw(;l^^rToE+^q?1-fkv4exRq!}c8G2T z4nIDyK5>ma^$!r7MXsatMZfaBAXliyKEa*}Iv}WmrWaU;_u2ScqAOw`Mz0E?z)jx_JFq@NV7$zcfh zvNj^FZsUpF!xZ@^mAYx@CSrSfX>ij>hhw`02S7)XVP}l&!{G0}1BWSOYRdG}w=R0) z%+iVIS1_l%yZi&o4H<&#*{Wq2@x?|7V&H;oY#1zcSWIDBID)#nP<69)*YLL4D!5hStkU+trfmyv{+U;6FNFe6` zQ1h7981B%zDfP%w*}O`mew(lojV0ZZei^=Ym{!?8`tkj;r<`g#vy|z zYlAd6T}Ml?)4EY2aa&BnZRax>Ir@8mMJ6-@8!SNfWnl6W7R~67cr54bLvyr=Dv+P0 zgTE*-SPyOZmeD3)_n!G^=4IQ_gVEXi8Vx}^x&TYhV?t|kU9-A=`;^0i&HRJ|rtS(_xzZFW|%U1m83?DT6nKr4|_;tfCVgPq&-3@EgR z#J{amL9P>9PYIELt@k4qlB66r)#mkl4+@TSk7Tbs$1$W_)w9M?^N{o5?BDP-=dzm{ zp&r%-9Vt z%0q_eL2kMp;BIw*NTOVP804;eb^G!fp%CgLu#YYz+mhWOwC@?zA-AvV96ANtF123? z(=KQ(3>4kiEVNqr3?LE_)}jz^3kJ=RATPT-8#~n(0*wOA6}JE7jrmcQH5{Hh@70w>IjX*llK1uGaR|`cFobr0q zUM2PC>m9hf&G&cSwsbzA zzC-bSq3GJ&2T#M#2q2K%w_31noaa{cAi^3iC}LZ1S0_hk&&*6d2PB6}>&Bb&Q!AgE znY@8hb5p-W$lcb~6u*?M7<7-6r~34(-PJnIK524>&Qzu;9H`3}$BE8~+apYFKKY`E zLxb!T!%EDQtK;^4@RM+r0)9|RuqD$H88L>?QW-Ih!I4Nmj>Sl1Y6fOdnK0SWP9SQ| ztjf}MvohP>(l~y;u`n~C6-Q{oH(WA#&N?p3{^{DVkQJR=Up`p;b>q|0C2t=DC5Cc! zsJl|wPRbeaL_QXx8F+<$AA;z{NOa>{A{y<}Nrgtg;~}5Q3g31qAx~}F5;7f!G*tb? z%b|pT;mcezvl7<)DNqCRvHZg_7|78#y`vH~f81)z+m-eBUh3*Gkx z2|gD<%~*Q5>?BQV>Y|5$!;>deqCJp5mu`6G_ z%v_G9V!f=H7C-fj=sd|zigD(`qTB2)s(W)2Mcj%tMn0UHDU)yO6dW9-rgy$J_@T+nL)G=aRg<1Zad_iay?}kriHMN|p1f ziCbcjk_VXKnQ7&FwbEYJ%SCh}$pR2P;p)ELy3m49v>Pe%m-s5WY^Z)ItB(q@s5p;o zOPggMa8E;1(zQJCcQ(=xxmXV{hr>}JzmOTp^$3N`YUS)Q`XMViFN=65 zlg&ojjyOXE`l#N}C9q$2?&MY27Q$>!4Tay+4!}cx(cqV6iV=#MqRY^PYa97A0el;0 z$O-WZO1XHrlFN0N={!V*zm%u6G|B)EX-=!UjxiJ@ei!*aLLY}36k${rvr0!rF{xsW z5%1)QGsY(mw?9zYpu}4e8A(^!a59CMaj5LJQ`_SCE}OLr(0m?)N5$iO#dAAhX%d-7 zHq+TE>ZWpG0%#&pNN24kzVu|ADs;UajsEiBLrppE#+hZn&8pdk zK~=L*8&+q)SCajiJqYAeRJeNDn(pMzZs5}ij9VOd7Hw-5*vLar2#-xl?i1^x@r3Ly zxN(!ddNVTDP25EiBEo7@^5SojIzEqt(nPn;-E3pPvySyH9-37{l8 z@qWVC8jn)Cq2$|2r}1%fQ$Xv_yXn1hZt`JJsP*NXKSTPCzsfbs!JrN_TABfgG6Xn! z7dExZSl;M3>>G#=e$0Ul94lo80C=ub;fe`fgin8>sXGW!ZU4+KEgiPfwtOP7tlT*W zo?gA1)7(f{7nYLkPKUrc!5$59`=+L&`D%i%`(X)iJC-xcE=;HVMLlnloG2!&C8I(@GiUokc5)w1 z{l|%JM8L1$?KN|4I`tie5dcH-DxXF!?XVi95@6h^7Vc!-Bk}QAU!s0hh+yl3;}=4E z&(R6rfdkv6?;aEN31qqU@>Y=QFm*L?dU&7nVqXDeu-~!PN&jKzye{Iz~#%B6G;I-^-3q zSZixz^Y4q|a z3@3`wlLuKqSa~`QDaB46p?Gs;^qqVs?3rtUhXt^cbamm9A=Q(v#`irzC)#d)rMWIm zR_H0GUt0B?DlIuZXIpR~hZxCHvXg+#tK8UruLO@uC0tCEU;tY^F!bh>I{$r&S%1=21;q4!up+l!Bj zKOFlILYG^tj<-!_{yFs{izDA6=>f{+-4)2oNAdD~yeVAT6O~x0xY>naFGjJg``a!b zWmC@ulW9M~ZzHn$SCB4CFAkSTn@^d?rD==MF(Wh+$!=dEugYwZ~sx973i(S8V^e83nSKBkueTn1^`FVKu|`KI-x58O>R z4){bNpZQGf;8i8wy5s^tmE@+K9ZQ0dP{yf+@c4oD0`!+|H#vZgT$VyFE&-EEvpJ78 zE;wDgue`UmSvLVPvIHeKV2H+*atHBMwVfSc$E0@mKaE=~QR!g^?w`KgAoXy)Vw$*$ zt>^a}Ds#>{naLGx2=Pz@+n6x%Jd0x9EF;s~ujmhSa}x8fye_83e4y`_yoavlOXsdj z3L&l(Oi(PHXkNp|MV&DZ?~`wKIG@FCn8zH;UGkKC5@KNe!y2+cTRmZ2M$tZjC+%oOc4wxg{fMpv)SJCU8Bfg1k<$8!QQxUcHe_Y zx!ccmsfYO|zB7g_CG)$&I3UY7ZwG8!O)m~R-WylHI40K(@~D3uwT5N1Hs@S9?dPRS zvUz^ zVB|jImR5@V3jJ4!P4J2**Y`n1K0d+pW!4S`5}2V7v#AKua>yf-=gC~up8gPh+zD%t znII&yc^5E9NrPv5)n3vAzc-_)G0+-C)gO%9a&Eue$Z@8N;@c}Q$HEst79iMzp>EGZ zN%cttaCTvHxz@1KSOP3UUGvaSUEM?u+Sh1x<4C7NOAXs;(7K8{J<=W+giU#drg<~e zrz}BAso#*3x-GP9`a96LvQE3fbp@To#)`iQ9OwyNPzse~Ie!gnnLOA*rUtkiH?Ynt z5Pi!EUrB{_S0va;_tc4O(LFV43!WW4HuZ5o{odM~;XJ#zJ^G<`9j-XMS;RM3bLa(s zr%4G`x(c|e)oaOSyy?n5XWZ~?8sjxLc6<E~c` zD$*u9J{*;^R+8b4rKeL|=3Uws2qlcjwc23P+SErAyigdO3~mANBeX6kr;2I0;PV;n zb@82E6J7L}G%RQ9JQ{eoYfc|y1t%9Piyb0%kup|1mR!Qm%fFqzLA}+vx&Piox8D7;p{YQ00Wxe zucsV04tj&K&jB^)2^@^AVPSz~?}g04oJRTYnRIG3r*3?&(fAfBVz4H;I}mMB={kgl zV`5Q^i`nRgh44Q%l5vKO*-b1VYMOFv_Zjf!RzdQAGPVS|**J((H{Ubn--gD?+2s?Rt4-Xv6c{5~@ZA-f**AuXI@ml{vWgaJ zQ4u5<3&&z7iwwBotmTgObl18FTNKC1$<%_13$zyDZ5Qgawe?j!UHPIrcauRM{ZFT| z!Qy*WcyKV%QfO|*-}6eWcpAS5{FFmjg#5|f10@|vC*n`GzZjFftBx@i^r7Dsfbj-AGFV8oUFMeP@6I6w54EHrTzR|R62HZ ztJv@@&5!2%QSK6!>>1xbwRw<;lS_}BSS!_ZR%zA2wwI8Hl-JZ536pgcqo@q>B~t*l z*dn|=R%+Eq7W$r*9XUs-o+>cgR(WLB-j48SJgyg*Q6|tojv>AcadUSx)dsZj@|N9$ z|J%~8?dEsM--nX=-8=s`=dS)g!)b189jzd11eGv$FOZMZ_;26*^T~FcFpgNTc-_Igmu(8?LC0faLgiv@-9?M_IXhbF* zzC|T}%;()$LH;Ms@%N)m?-mPqA8tT{|L@ZO9CZ4#(Vqupen0w8qrLab-;T}vN%%AJ z^B;l+@GpelaiBjDf5vToBYvj_|JA=C-lI5w68;Pv{BHfvYkY "BYPASS", - SIM_DEVICE => "7SERIES" - ) - port map ( - CE => '1', - CLR => '0', - I => clk_in_int, - O => \^clk_out\ - ); -ibuf_clk_inst: unisim.vcomponents.IBUF - port map ( - I => clk_in, - O => clk_in_int - ); -\pins[0].fdre_out_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => \^clk_out\, - CE => '1', - D => data_out_from_device(0), - Q => \pins[0].data_out_from_device_q\, - R => io_reset - ); -\pins[0].obuf_inst\: unisim.vcomponents.OBUF - port map ( - I => \pins[0].data_out_from_device_q\, - O => data_out_to_pins(0) - ); -\pins[1].fdre_out_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => \^clk_out\, - CE => '1', - D => data_out_from_device(1), - Q => \pins[1].data_out_from_device_q\, - R => io_reset - ); -\pins[1].obuf_inst\: unisim.vcomponents.OBUF - port map ( - I => \pins[1].data_out_from_device_q\, - O => data_out_to_pins(1) - ); -\pins[2].fdre_out_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => \^clk_out\, - CE => '1', - D => data_out_from_device(2), - Q => \pins[2].data_out_from_device_q\, - R => io_reset - ); -\pins[2].obuf_inst\: unisim.vcomponents.OBUF - port map ( - I => \pins[2].data_out_from_device_q\, - O => data_out_to_pins(2) - ); -\pins[3].fdre_out_inst\: unisim.vcomponents.FDRE - generic map( - INIT => '0', - IS_C_INVERTED => '0', - IS_D_INVERTED => '0', - IS_R_INVERTED => '0' - ) - port map ( - C => \^clk_out\, - CE => '1', - D => data_out_from_device(3), - Q => \pins[3].data_out_from_device_q\, - R => io_reset - ); -\pins[3].obuf_inst\: unisim.vcomponents.OBUF - port map ( - I => \pins[3].data_out_from_device_q\, - O => data_out_to_pins(3) - ); -end STRUCTURE; -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; -library UNISIM; -use UNISIM.VCOMPONENTS.ALL; -entity selectio_lvds_tx is - port ( - data_out_from_device : in STD_LOGIC_VECTOR ( 3 downto 0 ); - data_out_to_pins : out STD_LOGIC_VECTOR ( 3 downto 0 ); - clk_in : in STD_LOGIC; - clk_out : out STD_LOGIC; - io_reset : in STD_LOGIC - ); - attribute NotValidForBitStream : boolean; - attribute NotValidForBitStream of selectio_lvds_tx : entity is true; - attribute DEV_W : integer; - attribute DEV_W of selectio_lvds_tx : entity is 4; - attribute SYS_W : integer; - attribute SYS_W of selectio_lvds_tx : entity is 4; -end selectio_lvds_tx; - -architecture STRUCTURE of selectio_lvds_tx is - attribute DEV_W of inst : label is 4; - attribute SYS_W of inst : label is 4; -begin -inst: entity work.selectio_lvds_tx_selectio_lvds_tx_selectio_wiz - port map ( - clk_in => clk_in, - clk_out => clk_out, - data_out_from_device(3 downto 0) => data_out_from_device(3 downto 0), - data_out_to_pins(3 downto 0) => data_out_to_pins(3 downto 0), - io_reset => io_reset - ); -end STRUCTURE; diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.v b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.v deleted file mode 100644 index b520abfc..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.v +++ /dev/null @@ -1,24 +0,0 @@ -// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. -// -------------------------------------------------------------------------------- -// Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 -// Date : Sun Mar 19 17:32:20 2023 -// Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) -// Command : write_verilog -force -mode synth_stub -// D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.v -// Design : selectio_lvds_tx -// Purpose : Stub declaration of top-level module interface -// Device : xc7k410tffg900-2 -// -------------------------------------------------------------------------------- - -// This empty module with port declaration file causes synthesis tools to infer a black box for IP. -// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion. -// Please paste the declaration into a Verilog source file or add the file as an additional source. -module selectio_lvds_tx(data_out_from_device, data_out_to_pins, - clk_in, clk_out, io_reset) -/* synthesis syn_black_box black_box_pad_pin="data_out_from_device[3:0],data_out_to_pins[3:0],clk_in,clk_out,io_reset" */; - input [3:0]data_out_from_device; - output [3:0]data_out_to_pins; - input clk_in; - output clk_out; - input io_reset; -endmodule diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.vhdl b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.vhdl deleted file mode 100644 index 9591245e..00000000 --- a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.vhdl +++ /dev/null @@ -1,32 +0,0 @@ --- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. --- -------------------------------------------------------------------------------- --- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep 4 09:45:24 MDT 2019 --- Date : Sun Mar 19 17:32:20 2023 --- Host : JOSH-ASUS-Z690 running 64-bit major release (build 9200) --- Command : write_vhdl -force -mode synth_stub --- D:/vivado-git/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_stub.vhdl --- Design : selectio_lvds_tx --- Purpose : Stub declaration of top-level module interface --- Device : xc7k410tffg900-2 --- -------------------------------------------------------------------------------- -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; - -entity selectio_lvds_tx is - Port ( - data_out_from_device : in STD_LOGIC_VECTOR ( 3 downto 0 ); - data_out_to_pins : out STD_LOGIC_VECTOR ( 3 downto 0 ); - clk_in : in STD_LOGIC; - clk_out : out STD_LOGIC; - io_reset : in STD_LOGIC - ); - -end selectio_lvds_tx; - -architecture stub of selectio_lvds_tx is -attribute syn_black_box : boolean; -attribute black_box_pad_pin : string; -attribute syn_black_box of stub : architecture is true; -attribute black_box_pad_pin of stub : architecture is "data_out_from_device[3:0],data_out_to_pins[3:0],clk_in,clk_out,io_reset"; -begin -end; diff --git a/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_utilization_synth.pb b/projects/datalink_814/dl814_k7/ip/managed_ip_project/managed_ip_project.runs/selectio_lvds_tx_synth_1/selectio_lvds_tx_utilization_synth.pb deleted file mode 100644 index 661a3ce687e255e7dacb2998365fa3cdde4482a2..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 291 zcmd<$FfuT-)HBpGp2VyXT$-DkSX8NypQcb+l9`iPl~|IQp9kV*r&cNyr55Lx7A2<^ z>z(CcU}$id%gbQ*!{aG0*L7u^w?Yg+uveJDuEL{L1jO!@1d(?o8NO_AUn&J+ua#$D zSm5v%Nd9s@ssJ>>{;VoUe6AY90XLVYY9My65s18N#L#fSWvMZUz19Lm{soavM=e3@ zNmd+Ap>FQZAwfQ8?LY!^?HL#p9G?P728OpTAabuONTk&b#P0P5k#~V)gX2;k5c`vl nlzT{ot5LkOzpt;qpAMAc;ppe*>a#Wwq~tGdNMh zOsXX1u?OllZHn}PJ~nOB2ZA<8g0^VVHv;rS0_0o1^#`Q=TA=;V5B<{bJ(m_D}Ao*3brE15?9rZ|V=)IS^s;L$a zprsoP(v&+btLVPjoe^^h7~tT!_VwfIA8^mjPN6^I(9IGICu@x&o;N8DQ<>D_^G7yJ z3T6+jnv##ixMUJfy#HP~;QB3*qDxzC83qVpj`G>cOB&G{K40qwzDT$fYcR2K= zCCeg*Z5x24<9%Xb8Mjo0XePl;-M~#ETOEVgq{lG*BwTBdBeITd>70Ltf50K(P2Cy~r|G$CDN(pcoC<)`^zpRA4foMUS9Q5T ziEgjwyg3UaikaNvj6)jfGicVGrn|^t)0M=RyDXF=5l;GmqS5}0n?kuHytAU;S`#)afFqAL`eZW+-W&n zVH4zfI$g*uPV2IHVp4((3PTXQ^fB~Y$kj)v(I_SzQA_NrR!hkp6;7ns3q#A;`smDT=tZX5xA z0bSo%-oAV4MZJeIV3k?Z3r4lTi%G|rn@Pj61vuH!R8u_!yLZ?gvMw*7>2#)07)ucM zSwVzdf=>`jOPfoj%GT0)X~idw<&E{NdTFV;;)$hc8C11JNaZ{1P$iV~4OOmIcKm~g zVD85gdcuNVLj@oB%0>;QQC_N+eG^&TDXnePQYmkw3z$c3b;Yl`YO5Rf#{~baDYVeg zHR9}4Ld^!gJ#W4`Z{7iWO3g>cH6P=0-^URrhOp|8%W?2(#&0yn7R9^e>PpD`!tLip zPftu`v*~fPpLsetrfpaTm<0q zWdW|974Z3FYAiMa;gLdk?lH;KX_)SOGF6GwyrrakW~`mZV>E9KR@_!m-Y;%IwR(AF zb?NQ;&eH0(-_i+V+6RRl=N`%pjsrHQzInguQx{uR7}B+;r?YZRc9?Zk^bd2lJY+UY z+glrBj`Y|J_xZHISd0(io{CQkoJLF-E%5VkH@U#h)sXo;2Fp5!u8V0w8pp7XluSC4 zdbzSwDf@+T`R&c6T5U{59yv~}vIZivQ(?B!x!Ov#vNG;Ce|)YT;#f-ue4Gwh=f`2q zPPfnu8~^v&33Fk`bRbRU^b~ut4)qMN|LyF=K98FV=$kz~eXqJxjG<_lSMx4-;LQVY zP+pE#vyc&ZF(dW8no>H&=fq6-QQq@vmf6k0>*xhkC2bv?_N4=&JizP3YN@7Gj5?xp zSUB&Z%4-SxU+=~Fz+UQq<-T)YeRsbWJ^{}|7#z5Z?SI`0IQpHp?%(c;Vd#d5yZ2>7 z13w4617EY%f!8u|yfoC!?ELGFJ#Y{Euu1eL)c?wT=f0kA#-fdK_YlH5YQ15oM?|Y@ z#DaM_a}j#47z^D^*`#jr?i#%rJ2zwJ=Bqm6_gUs@qNT4_p8T4s8NP*vi z2oX5s_i?FXTKXY|=#ruCbu3~=0E~Z1@ni7M1F@e!xD5!g9;%O=xZUP~4AE8bSzkAT5=)xgIxt_}#+T6QMF zH7T8DAV^sWAb80OZ=jbdknNyCsMIDk1UpMB4^H|Tm0x6`Z-sjQb9$|krJ~_6txMg3xeVD z9ezk4DWqvfvL7B$elUoW5z)U1H(fsA@fIY65Eg(6Y_mr&B+KXqNFbGVH=n@7uxG#z zdv|o`{tN_EWzga=peZX6<|SO&DHc5r?Ic_=L845x(t-3gTJF{LP}-*YU01nBcol^ynGS8IPv`73lYz&KWRoX|ARxfLRFEI z>y<08%ID8H^y^%C%(NNEZMFJVsFQxJ!-_D^KQRFjXNPyT$ryX1&n&jvu$;IHn_`87< z8zlJts;7Oz$vZULQe>p9N5||CnRAKQcTA?l9G@4&5YA$mI&PB1f6U%ty-r_1i;maH zO~wWD2v>J%pW8ilZYlIBcUEnfRWXn=e&r|h;{gf#9*2If z?-Ow+H)6?#yGJGhcQH=hL?VKVg6YPNz`+w1trIF?3nsDbvkEb+lZAkDB4{ZTJ9de#3O!pxlDTGKxMqPTP*u#RXnp)M3U2?(#FD{( z>f}fCCq?(Ppf(~5cl;CDUjLG zJ5UihIOMw(>5g2Ot(aQy3l zPWwv^{dQlcMbLM+I-^ej43#i!1Z7QbZNWhDcW2OP=h34=cYHi8r4pG*80{9r&D zzR96q@wUAoBz@)uVB$&kXH;CS|NAMj=RvmVX)U50XgXwUpWro!!a=NaqO>AS_}>mF ztq(ZV?JKPSMK4lkWl|Y`Mopd<3i#ghC$|=M8DX~249#i;g9EyAG3Rk zbk-Nyoz?>S1xII9HX!2(%3#unX*lmsQZIbzCtqR72nnDL8Sl1asEJ9RhsDbT637Ui z5SEq72e@1Q#YG z4RWV_C4#NM8BI4Cc6`n95v7WfpDRrCtjrcx5I^%x zicL(4O%QETY$8IT1d~FXjarpxc7b>NCea}Cg+B7>rQSt=j9>QS$KXc;divWO`bOX3 zK8m={yyBi5+$YY)u+33~))|_%O7=Qx%kC#Y+gM;XBkUvsUi>;Fehfwz&8ZHf>@%;z z;$OMo(QBw#--JBRNemq{PJ}{;cnT%BU$O~1kpGMm(ZyUbMN~DB7In*|Q&vRlLqD@0YiMpU^pmd#B29^(Funfa? zN%tXdnTDupUM4d^ObDCsjmNjXqxpN4bbl6IibE?#HH#U}6*?O6@WNmmT*?&qT)q&Y?Eb+yCVL2fi$h=IhG0w|Po@Qv z$KnMQHqWQiVLd6IwAz;2=vEa<^VIrtMY1g6k5N%*=e;-9OV3+*(IpHX{)ea z@Ax2^_6ST(_itQgh0#~gNBsCi)DsPB2j^8A6~n59!ndL@R3KhLH?nz=FQh}dO@$Q` zo#=^>8o2k+D^SkXUl`rlbc2PYh1MU^r{4M5nYrttD5MrY?7MOIhL}%eB#|~Dm^q$t z`i_5n3M?+vQU|VHm^T+NG_Zi$?U1{)@21|^%Kutc5i29N04&-R0xI}2P;CXL>0n_s+8Lf!!RJHJq>G=)(OU4{YWS;V6EMq5sc8W+E7y;jCN%cD>AH%%?R*e9<;4}AyFygH|(iESBi8V3QsGL{cb5O z>2z();4V>aNJ^&AR2t2OB*}YW_(};eYqwkQ$|X-Ecp|}U+4+bX^XHJ@zj01G({mh% zDpazk>`gP2SB{AS4NKrOQKU_0z>{95{Y%`IJqf#)#o)O9Tk5u~@kZOiiS{0}k!eBs zd{wWzJ`NwW-mUGu@ROM*7tlK8V=KpwpC2@@Y=Lm{yrXF)A?v9csJ^|U9?1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - @@ -976,24 +936,6 @@ - - - - - - - - - - - - - - - - - - @@ -1442,38 +1384,6 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.tcl b/projects/datalink_814/dl814_k7/project/dl814_k7_cmos.tcl similarity index 80% rename from projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.tcl rename to projects/datalink_814/dl814_k7/project/dl814_k7_cmos.tcl index 00d14326..81d364db 100644 --- a/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.tcl +++ b/projects/datalink_814/dl814_k7/project/dl814_k7_cmos.tcl @@ -3,7 +3,7 @@ # # dl814_k7_cmos.tcl: Tcl script for re-creating project 'dl814_k7_cmos' # -# Generated by Vivado on Sun Mar 19 20:23:56 +0800 2023 +# Generated by Vivado on Tue Mar 21 11:22:53 +0800 2023 # IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019 # # This file contains the Vivado Tcl commands for re-creating the project to the state* @@ -102,7 +102,6 @@ # "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v" # "D:/vivado-git/projects/datalink_814/dl814_k7/rtl/rx_pre_process/weight_vec_formatting.v" # "D:/vivado-git/projects/datalink_814/dl814_k7/rtl/system_top.v" -# "D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xci" # "D:/vivado-git/projects/datalink_814/dl814_k7/rtl/rx_pre_process/ad9361_phase_cal_coarse.v" # "D:/vivado-git/projects/datalink_814/dl814_k7/ip/transmitter/coe/GaussFir_12m.coe" # "D:/vivado-git/projects/datalink_814/dl814_k7/ip/transmitter/coe/Gaussfir_1p5m.coe" @@ -110,7 +109,6 @@ # "D:/vivado-git/projects/datalink_814/dl814_k7/ip/transmitter/coe/data_1m5.coe" # "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/coe/hrc_64_12_025.coe" # "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/coe/sweep_freq.coe" -# "D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci" # "D:/vivado-git/projects/datalink_814/dl814_k7/constraints/k7401t_ad9516_2ad9361_physical.xdc" # "D:/vivado-git/projects/datalink_814/dl814_k7/constraints/k7410t_ad9516_2ad9361_timing.xdc" # @@ -181,7 +179,7 @@ if { $::argc > 0 } { } # Set the directory path for the original project from where this script was exported -set orig_proj_dir "[file normalize "$origin_dir/"]" +set orig_proj_dir "[file normalize "$origin_dir/dl814_k7_cmos"]" # Create project create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7k410tffg900-2 @@ -233,7 +231,7 @@ if {[string equal [get_filesets -quiet sources_1] ""]} { # Set IP repository paths set obj [get_filesets sources_1] -set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../../../adi_library"]" $obj +set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../../adi_library"]" $obj # Rebuild user ip_repo's index before adding any source files update_ip_catalog -rebuild @@ -241,94 +239,93 @@ update_ip_catalog -rebuild # Set 'sources_1' fileset object set obj [get_filesets sources_1] set files [list \ - [file normalize "${origin_dir}/../../ip/vio_manual_ctrl/vio_manual_ctrl.xci"] \ - [file normalize "${origin_dir}/../../ip/ila_rx_pre/ila_rx_pre.xci"] \ - [file normalize "${origin_dir}/../../ip/vio_cal/vio_cal.xci"] \ - [file normalize "${origin_dir}/../../ip/ila_cal/ila_cal.xci"] \ - [file normalize "${origin_dir}/../../ip/ila_tx_rx/ila_tx_rx.xci"] \ - [file normalize "${origin_dir}/../../ip/vio_ant_rd/vio_ant_rd.xci"] \ - [file normalize "${origin_dir}/../../ip/vio_rf_rd/vio_rf_rd.xci"] \ - [file normalize "${origin_dir}/../../ip/ila_AntCtrl/ila_AntCtrl.xci"] \ - [file normalize "${origin_dir}/../../ip/ila_rfcontrl/ila_rfcontrl.xci"] \ - [file normalize "${origin_dir}/../../ip/vio_ant_test/vio_ant_test.xci"] \ - [file normalize "${origin_dir}/../../ip/vio_rfcontrl/vio_rfcontrl.xci"] \ - [file normalize "${origin_dir}/../../ip/vio_clk_ld_rd/vio_clk_ld_rd.xci"] \ - [file normalize "${origin_dir}/../../ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci"] \ - [file normalize "${origin_dir}/../../ip/rx_pre_process/ram_hop_data/ram_hop_data.xci"] \ - [file normalize "${origin_dir}/../../ip/rx_pre_process/fifo_weight_cdc/fifo_weight_cdc.xci"] \ - [file normalize "${origin_dir}/../../ip/rx_pre_process/fifo_accor_cdc/fifo_accor_cdc.xci"] \ - [file normalize "${origin_dir}/../../ip/rx_pre_process/add_s24_s32_s32/add_s24_s32_s32.xci"] \ - [file normalize "${origin_dir}/../../ip/rx_pre_process/cmpy_12x12/cmpy_12x12.xci"] \ - [file normalize "${origin_dir}/../../ip/rx_pre_process/atan2_16b/atan2_16b.xci"] \ - [file normalize "${origin_dir}/../../ip/rx_pre_process/rotate_16b/rotate_16b.xci"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/ad9361_mapping/ip/ad9361_fifo/ad9361_fifo.xci"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci"] \ - [file normalize "${origin_dir}/../../ip/transmitter/COSLUT_10_16bit/COSLUT_10_16bit.xci"] \ - [file normalize "${origin_dir}/../../ip/transmitter/GaussFir_12m/GaussFir_12m.xci"] \ - [file normalize "${origin_dir}/../../ip/transmitter/data_1p5m/data_1p5m.xci"] \ - [file normalize "${origin_dir}/../../ip/transmitter/GaussFir_1mp5/GaussFir_1mp5.xci"] \ - [file normalize "${origin_dir}/../../ip/ant_rf_interface/fifo_AntCtrl/fifo_AntCtrl.xci"] \ - [file normalize "${origin_dir}/../../ipi-bds/system_bd/system_bd.bd"] \ - [file normalize "${origin_dir}/../../ip/ant_clk_gen_stg2/ant_clk_gen_stg2.xci"] \ - [file normalize "${origin_dir}/../../ip/ant_clk_gen_stg1/ant_clk_gen_stg1.xci"] \ - [file normalize "${origin_dir}/../../ip/ad9361_clk_gen/ad9361_clk_gen.xci"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/ADF4351_2.v"] \ - [file normalize "${origin_dir}/../../rtl/transmitter/AddrtoWaveform.v"] \ - [file normalize "${origin_dir}/../../../../../common/ApproxModuli_26bit.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/FRAC1.v"] \ - [file normalize "${origin_dir}/../../rtl/transmitter/GMSK_send.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/INT_ROMb.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/R_CAL_1.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/R_CAL_2.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/R_CAL_3.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/R_CAL_4.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/Sisyif.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/T_CAL.v"] \ - [file normalize "${origin_dir}/../../rtl/rx_pre_process/accor_mat_formatting.v"] \ - [file normalize "${origin_dir}/../../rtl/rx_pre_process/accum_cmplx_mat.v"] \ - [file normalize "${origin_dir}/../../rtl/rx_pre_process/acorr_cmplx_col_vec.v"] \ - [file normalize "${origin_dir}/../../rtl/rx_pre_process/ad9361_phase_cal_fine.v"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/ad9361_mapping/rtl/ad9361_rx_map_cmos_dual.v"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/ad9361_mapping/rtl/ad9361_tx_map_cmos_dual.v"] \ - [file normalize "${origin_dir}/../../../../../common/adder_tree_ppl.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/adf4371_a.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/adf4371_b.v"] \ - [file normalize "${origin_dir}/../../rtl/ant_rf_ctrl.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/band_rom_a.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/band_rom_b.v"] \ - [file normalize "${origin_dir}/../../rtl/clk_dist.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/ds18b20_temp.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/frac2_rom.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/fre_caliatt.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/mgc_ctrl.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/mod2_rom.v"] \ - [file normalize "${origin_dir}/../../rtl/rx_pre_process/rx_pre_process.v"] \ - [file normalize "${origin_dir}/../../rtl/rx_pre_process/spatial_filter.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/spi_master.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/spi_salve.v"] \ - [file normalize "${origin_dir}/../../rtl/Sisyif_src/spi_tx.v"] \ - [file normalize "${origin_dir}/../../ipi-bds/system_bd/hdl/system_bd_wrapper.v"] \ - [file normalize "${origin_dir}/../../rtl/transmitter/tx_control.v"] \ - [file normalize "${origin_dir}/../../rtl/tx_pre_process.v"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v"] \ - [file normalize "${origin_dir}/../../rtl/rx_pre_process/weight_vec_formatting.v"] \ - [file normalize "${origin_dir}/../../rtl/system_top.v"] \ - [file normalize "${origin_dir}/../../ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xci"] \ - [file normalize "${origin_dir}/../../rtl/rx_pre_process/ad9361_phase_cal_coarse.v"] \ - [file normalize "${origin_dir}/../../ip/transmitter/coe/GaussFir_12m.coe"] \ - [file normalize "${origin_dir}/../../ip/transmitter/coe/Gaussfir_1p5m.coe"] \ - [file normalize "${origin_dir}/../../ip/transmitter/coe/cos_8192_18bit.coe"] \ - [file normalize "${origin_dir}/../../ip/transmitter/coe/data_1m5.coe"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/hrc_64_12_025.coe"] \ - [file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/sweep_freq.coe"] \ + [file normalize "${origin_dir}/../ip/vio_manual_ctrl/vio_manual_ctrl.xci"] \ + [file normalize "${origin_dir}/../ip/ila_rx_pre/ila_rx_pre.xci"] \ + [file normalize "${origin_dir}/../ip/vio_cal/vio_cal.xci"] \ + [file normalize "${origin_dir}/../ip/ila_cal/ila_cal.xci"] \ + [file normalize "${origin_dir}/../ip/ila_tx_rx/ila_tx_rx.xci"] \ + [file normalize "${origin_dir}/../ip/vio_ant_rd/vio_ant_rd.xci"] \ + [file normalize "${origin_dir}/../ip/vio_rf_rd/vio_rf_rd.xci"] \ + [file normalize "${origin_dir}/../ip/ila_AntCtrl/ila_AntCtrl.xci"] \ + [file normalize "${origin_dir}/../ip/ila_rfcontrl/ila_rfcontrl.xci"] \ + [file normalize "${origin_dir}/../ip/vio_ant_test/vio_ant_test.xci"] \ + [file normalize "${origin_dir}/../ip/vio_rfcontrl/vio_rfcontrl.xci"] \ + [file normalize "${origin_dir}/../ip/vio_clk_ld_rd/vio_clk_ld_rd.xci"] \ + [file normalize "${origin_dir}/../ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci"] \ + [file normalize "${origin_dir}/../ip/rx_pre_process/ram_hop_data/ram_hop_data.xci"] \ + [file normalize "${origin_dir}/../ip/rx_pre_process/fifo_weight_cdc/fifo_weight_cdc.xci"] \ + [file normalize "${origin_dir}/../ip/rx_pre_process/fifo_accor_cdc/fifo_accor_cdc.xci"] \ + [file normalize "${origin_dir}/../ip/rx_pre_process/add_s24_s32_s32/add_s24_s32_s32.xci"] \ + [file normalize "${origin_dir}/../ip/rx_pre_process/cmpy_12x12/cmpy_12x12.xci"] \ + [file normalize "${origin_dir}/../ip/rx_pre_process/atan2_16b/atan2_16b.xci"] \ + [file normalize "${origin_dir}/../ip/rx_pre_process/rotate_16b/rotate_16b.xci"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/ad9361_mapping/ip/ad9361_fifo/ad9361_fifo.xci"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci"] \ + [file normalize "${origin_dir}/../ip/transmitter/COSLUT_10_16bit/COSLUT_10_16bit.xci"] \ + [file normalize "${origin_dir}/../ip/transmitter/GaussFir_12m/GaussFir_12m.xci"] \ + [file normalize "${origin_dir}/../ip/transmitter/data_1p5m/data_1p5m.xci"] \ + [file normalize "${origin_dir}/../ip/transmitter/GaussFir_1mp5/GaussFir_1mp5.xci"] \ + [file normalize "${origin_dir}/../ip/ant_rf_interface/fifo_AntCtrl/fifo_AntCtrl.xci"] \ + [file normalize "${origin_dir}/../ipi-bds/system_bd/system_bd.bd"] \ + [file normalize "${origin_dir}/../ip/ant_clk_gen_stg2/ant_clk_gen_stg2.xci"] \ + [file normalize "${origin_dir}/../ip/ant_clk_gen_stg1/ant_clk_gen_stg1.xci"] \ + [file normalize "${origin_dir}/../ip/ad9361_clk_gen/ad9361_clk_gen.xci"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/ADF4351_2.v"] \ + [file normalize "${origin_dir}/../rtl/transmitter/AddrtoWaveform.v"] \ + [file normalize "${origin_dir}/../../../../common/ApproxModuli_26bit.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/FRAC1.v"] \ + [file normalize "${origin_dir}/../rtl/transmitter/GMSK_send.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/INT_ROMb.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/R_CAL_1.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/R_CAL_2.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/R_CAL_3.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/R_CAL_4.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/Sisyif.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/T_CAL.v"] \ + [file normalize "${origin_dir}/../rtl/rx_pre_process/accor_mat_formatting.v"] \ + [file normalize "${origin_dir}/../rtl/rx_pre_process/accum_cmplx_mat.v"] \ + [file normalize "${origin_dir}/../rtl/rx_pre_process/acorr_cmplx_col_vec.v"] \ + [file normalize "${origin_dir}/../rtl/rx_pre_process/ad9361_phase_cal_fine.v"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/ad9361_mapping/rtl/ad9361_rx_map_cmos_dual.v"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/ad9361_mapping/rtl/ad9361_tx_map_cmos_dual.v"] \ + [file normalize "${origin_dir}/../../../../common/adder_tree_ppl.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/adf4371_a.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/adf4371_b.v"] \ + [file normalize "${origin_dir}/../rtl/ant_rf_ctrl.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/band_rom_a.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/band_rom_b.v"] \ + [file normalize "${origin_dir}/../rtl/clk_dist.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/ds18b20_temp.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/frac2_rom.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/fre_caliatt.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/mgc_ctrl.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/mod2_rom.v"] \ + [file normalize "${origin_dir}/../rtl/rx_pre_process/rx_pre_process.v"] \ + [file normalize "${origin_dir}/../rtl/rx_pre_process/spatial_filter.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/spi_master.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/spi_salve.v"] \ + [file normalize "${origin_dir}/../rtl/Sisyif_src/spi_tx.v"] \ + [file normalize "${origin_dir}/../ipi-bds/system_bd/hdl/system_bd_wrapper.v"] \ + [file normalize "${origin_dir}/../rtl/transmitter/tx_control.v"] \ + [file normalize "${origin_dir}/../rtl/tx_pre_process.v"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v"] \ + [file normalize "${origin_dir}/../rtl/rx_pre_process/weight_vec_formatting.v"] \ + [file normalize "${origin_dir}/../rtl/system_top.v"] \ + [file normalize "${origin_dir}/../rtl/rx_pre_process/ad9361_phase_cal_coarse.v"] \ + [file normalize "${origin_dir}/../ip/transmitter/coe/GaussFir_12m.coe"] \ + [file normalize "${origin_dir}/../ip/transmitter/coe/Gaussfir_1p5m.coe"] \ + [file normalize "${origin_dir}/../ip/transmitter/coe/cos_8192_18bit.coe"] \ + [file normalize "${origin_dir}/../ip/transmitter/coe/data_1m5.coe"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/hrc_64_12_025.coe"] \ + [file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/sweep_freq.coe"] \ ] add_files -norecurse -fileset $obj $files # Set 'sources_1' fileset file properties for remote files -set file "$origin_dir/../../ip/vio_manual_ctrl/vio_manual_ctrl.xci" +set file "$origin_dir/../ip/vio_manual_ctrl/vio_manual_ctrl.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -337,7 +334,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ila_rx_pre/ila_rx_pre.xci" +set file "$origin_dir/../ip/ila_rx_pre/ila_rx_pre.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -346,7 +343,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/vio_cal/vio_cal.xci" +set file "$origin_dir/../ip/vio_cal/vio_cal.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -355,7 +352,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ila_cal/ila_cal.xci" +set file "$origin_dir/../ip/ila_cal/ila_cal.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -364,7 +361,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ila_tx_rx/ila_tx_rx.xci" +set file "$origin_dir/../ip/ila_tx_rx/ila_tx_rx.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -373,7 +370,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/vio_ant_rd/vio_ant_rd.xci" +set file "$origin_dir/../ip/vio_ant_rd/vio_ant_rd.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -382,7 +379,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/vio_rf_rd/vio_rf_rd.xci" +set file "$origin_dir/../ip/vio_rf_rd/vio_rf_rd.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -391,7 +388,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ila_AntCtrl/ila_AntCtrl.xci" +set file "$origin_dir/../ip/ila_AntCtrl/ila_AntCtrl.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -400,7 +397,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ila_rfcontrl/ila_rfcontrl.xci" +set file "$origin_dir/../ip/ila_rfcontrl/ila_rfcontrl.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -409,7 +406,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/vio_ant_test/vio_ant_test.xci" +set file "$origin_dir/../ip/vio_ant_test/vio_ant_test.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -418,7 +415,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/vio_rfcontrl/vio_rfcontrl.xci" +set file "$origin_dir/../ip/vio_rfcontrl/vio_rfcontrl.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -427,7 +424,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/vio_clk_ld_rd/vio_clk_ld_rd.xci" +set file "$origin_dir/../ip/vio_clk_ld_rd/vio_clk_ld_rd.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -436,7 +433,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci" +set file "$origin_dir/../ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -445,7 +442,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/rx_pre_process/ram_hop_data/ram_hop_data.xci" +set file "$origin_dir/../ip/rx_pre_process/ram_hop_data/ram_hop_data.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -454,7 +451,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/rx_pre_process/fifo_weight_cdc/fifo_weight_cdc.xci" +set file "$origin_dir/../ip/rx_pre_process/fifo_weight_cdc/fifo_weight_cdc.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -463,7 +460,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/rx_pre_process/fifo_accor_cdc/fifo_accor_cdc.xci" +set file "$origin_dir/../ip/rx_pre_process/fifo_accor_cdc/fifo_accor_cdc.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -472,7 +469,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/rx_pre_process/add_s24_s32_s32/add_s24_s32_s32.xci" +set file "$origin_dir/../ip/rx_pre_process/add_s24_s32_s32/add_s24_s32_s32.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -481,7 +478,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/rx_pre_process/cmpy_12x12/cmpy_12x12.xci" +set file "$origin_dir/../ip/rx_pre_process/cmpy_12x12/cmpy_12x12.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -490,7 +487,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/rx_pre_process/atan2_16b/atan2_16b.xci" +set file "$origin_dir/../ip/rx_pre_process/atan2_16b/atan2_16b.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -499,7 +496,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/rx_pre_process/rotate_16b/rotate_16b.xci" +set file "$origin_dir/../ip/rx_pre_process/rotate_16b/rotate_16b.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -508,7 +505,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/ad9361_mapping/ip/ad9361_fifo/ad9361_fifo.xci" +set file "$origin_dir/../../../../modules/xc7k410tffg900-2/ad9361_mapping/ip/ad9361_fifo/ad9361_fifo.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -517,7 +514,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci" +set file "$origin_dir/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -526,7 +523,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci" +set file "$origin_dir/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -535,7 +532,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci" +set file "$origin_dir/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -544,7 +541,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci" +set file "$origin_dir/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -553,7 +550,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/transmitter/COSLUT_10_16bit/COSLUT_10_16bit.xci" +set file "$origin_dir/../ip/transmitter/COSLUT_10_16bit/COSLUT_10_16bit.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -562,7 +559,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/transmitter/GaussFir_12m/GaussFir_12m.xci" +set file "$origin_dir/../ip/transmitter/GaussFir_12m/GaussFir_12m.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -571,7 +568,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/transmitter/data_1p5m/data_1p5m.xci" +set file "$origin_dir/../ip/transmitter/data_1p5m/data_1p5m.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -580,7 +577,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/transmitter/GaussFir_1mp5/GaussFir_1mp5.xci" +set file "$origin_dir/../ip/transmitter/GaussFir_1mp5/GaussFir_1mp5.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -589,7 +586,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ant_rf_interface/fifo_AntCtrl/fifo_AntCtrl.xci" +set file "$origin_dir/../ip/ant_rf_interface/fifo_AntCtrl/fifo_AntCtrl.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -598,12 +595,12 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ipi-bds/system_bd/system_bd.bd" +set file "$origin_dir/../ipi-bds/system_bd/system_bd.bd" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "registered_with_manager" -value "1" -objects $file_obj -set file "$origin_dir/../../ip/ant_clk_gen_stg2/ant_clk_gen_stg2.xci" +set file "$origin_dir/../ip/ant_clk_gen_stg2/ant_clk_gen_stg2.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -612,7 +609,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ant_clk_gen_stg1/ant_clk_gen_stg1.xci" +set file "$origin_dir/../ip/ant_clk_gen_stg1/ant_clk_gen_stg1.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -621,16 +618,7 @@ if { ![get_property "is_locked" $file_obj] } { set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj } -set file "$origin_dir/../../ip/ad9361_clk_gen/ad9361_clk_gen.xci" -set file [file normalize $file] -set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] -set_property -name "generate_files_for_reference" -value "0" -objects $file_obj -set_property -name "registered_with_manager" -value "1" -objects $file_obj -if { ![get_property "is_locked" $file_obj] } { - set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj -} - -set file "$origin_dir/../../ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xci" +set file "$origin_dir/../ip/ad9361_clk_gen/ad9361_clk_gen.xci" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] set_property -name "generate_files_for_reference" -value "0" -objects $file_obj @@ -647,34 +635,6 @@ if { ![get_property "is_locked" $file_obj] } { set obj [get_filesets sources_1] set_property -name "top" -value "system_top" -objects $obj -# Set IP repository paths -set obj [get_filesets selectio_lvds_rx] -set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../../../adi_library"]" $obj - -# Rebuild user ip_repo's index before adding any source files -update_ip_catalog -rebuild - -# Set 'sources_1' fileset object -set obj [get_filesets sources_1] -set files [list \ - [file normalize "${origin_dir}/../../ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci"] \ -] -add_files -norecurse -fileset $obj $files - -# Set 'sources_1' fileset file properties for remote files -set file "$origin_dir/../../ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci" -set file [file normalize $file] -set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] -set_property -name "generate_files_for_reference" -value "0" -objects $file_obj -set_property -name "registered_with_manager" -value "1" -objects $file_obj -if { ![get_property "is_locked" $file_obj] } { - set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj -} - - -# Set 'sources_1' fileset file properties for local files -# None - # Create 'constrs_1' fileset (if not found) if {[string equal [get_filesets -quiet constrs_1] ""]} { create_fileset -constrset constrs_1 @@ -684,17 +644,17 @@ if {[string equal [get_filesets -quiet constrs_1] ""]} { set obj [get_filesets constrs_1] # Add/Import constrs file and set constrs file properties -set file "[file normalize "$origin_dir/../../constraints/k7401t_ad9516_2ad9361_physical.xdc"]" +set file "[file normalize "$origin_dir/../constraints/k7401t_ad9516_2ad9361_physical.xdc"]" set file_added [add_files -norecurse -fileset $obj [list $file]] -set file "$origin_dir/../../constraints/k7401t_ad9516_2ad9361_physical.xdc" +set file "$origin_dir/../constraints/k7401t_ad9516_2ad9361_physical.xdc" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]] set_property -name "file_type" -value "XDC" -objects $file_obj # Add/Import constrs file and set constrs file properties -set file "[file normalize "$origin_dir/../../constraints/k7410t_ad9516_2ad9361_timing.xdc"]" +set file "[file normalize "$origin_dir/../constraints/k7410t_ad9516_2ad9361_timing.xdc"]" set file_added [add_files -norecurse -fileset $obj [list $file]] -set file "$origin_dir/../../constraints/k7410t_ad9516_2ad9361_timing.xdc" +set file "$origin_dir/../constraints/k7410t_ad9516_2ad9361_timing.xdc" set file [file normalize $file] set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]] set_property -name "file_type" -value "XDC" -objects $file_obj diff --git a/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/SDK.log b/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/SDK.log new file mode 100644 index 00000000..c73db105 --- /dev/null +++ b/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/SDK.log @@ -0,0 +1,42 @@ +09:57:25 INFO : Registering command handlers for SDK TCF services +09:57:26 INFO : Launching XSCT server: xsct.bat -interactive D:\vivado-git\projects\datalink_814\dl814_k7\project\dl814_k7_cmos\dl814_k7_cmos.sdk\temp_xsdb_launch_script.tcl +09:57:28 INFO : XSCT server has started successfully. +09:57:28 INFO : Successfully done setting XSCT server connection channel +09:57:28 INFO : Successfully done setting SDK workspace +09:57:28 INFO : Processing command line option -hwspec D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf. +19:31:28 INFO : Registering command handlers for SDK TCF services +19:31:28 INFO : Launching XSCT server: xsct.bat -interactive D:\vivado-git\projects\datalink_814\dl814_k7\project\dl814_k7_cmos\dl814_k7_cmos.sdk\temp_xsdb_launch_script.tcl +19:31:30 INFO : XSCT server has started successfully. +19:31:30 INFO : Successfully done setting XSCT server connection channel +19:31:30 INFO : Successfully done setting SDK workspace +19:31:30 INFO : Processing command line option -hwspec D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf. +19:31:30 INFO : Checking for hwspec changes in the project system_top_hw_platform_0. +19:31:32 INFO : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679225293444, Project:1679157891000 +19:31:32 INFO : The hardware specification for project 'system_top_hw_platform_0' is different from D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf. +19:31:32 INFO : Copied contents of D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf into \system_top_hw_platform_0\system.hdf. +19:31:32 INFO : Synchronizing projects in the workspace with the hardware platform specification changes. +19:31:33 INFO : +19:31:35 INFO : +19:31:36 INFO : Updating hardware inferred compiler options for dl814_cmos_41M6. +19:31:37 INFO : Updating hardware inferred compiler options for dl814_cmos_48M. +19:31:37 INFO : Clearing existing target manager status. +19:31:37 INFO : Workspace synchronized with the new hardware specification file. Cleaning dependent projects... +19:31:38 WARN : Linker script will not be updated automatically. Users need to update it manually. +20:23:42 INFO : Registering command handlers for SDK TCF services +20:23:43 INFO : Launching XSCT server: xsct.bat -interactive D:\vivado-git\projects\datalink_814\dl814_k7\project\dl814_k7_cmos\dl814_k7_cmos.sdk\temp_xsdb_launch_script.tcl +20:23:45 INFO : XSCT server has started successfully. +20:23:45 INFO : Successfully done setting XSCT server connection channel +20:23:45 INFO : Successfully done setting SDK workspace +20:23:45 INFO : Processing command line option -hwspec D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf. +20:23:45 INFO : Checking for hwspec changes in the project system_top_hw_platform_0. +20:23:47 INFO : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679228606893, Project:1679225293444 +20:23:47 INFO : The hardware specification for project 'system_top_hw_platform_0' is different from D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf. +20:23:47 INFO : Copied contents of D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf into \system_top_hw_platform_0\system.hdf. +20:23:47 INFO : Synchronizing projects in the workspace with the hardware platform specification changes. +20:23:49 INFO : +20:23:51 INFO : +20:23:53 INFO : Updating hardware inferred compiler options for dl814_cmos_41M6. +20:23:53 INFO : Updating hardware inferred compiler options for dl814_cmos_48M. +20:23:53 INFO : Clearing existing target manager status. +20:23:53 INFO : Workspace synchronized with the new hardware specification file. Cleaning dependent projects... +20:23:56 WARN : Linker script will not be updated automatically. Users need to update it manually.