ila_ctrl_signal.v,verilog,xil_defaultlib,../../../ip/ila_ctrl_signal/sim/ila_ctrl_signal.v,incdir="../../../ip/ila_ctrl_signal/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
