add_s24_s32_s32.vhd,vhdl,xil_defaultlib,../../../ip/add_s24_s32_s32/sim/add_s24_s32_s32.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
