ila_8x12_8192.v,verilog,xil_defaultlib,../../../ip/ila_8x12_8192/sim/ila_8x12_8192.v,incdir="../../../ip/ila_8x12_8192/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
