fifo_rx_data.v,verilog,xil_defaultlib,../../../ip/fifo_rx_data/sim/fifo_rx_data.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
