diff --git a/common/truncate_manual.v b/common/truncate_manual.v
new file mode 100644
index 00000000..eb967614
--- /dev/null
+++ b/common/truncate_manual.v
@@ -0,0 +1,43 @@
+`timescale 1ns / 1ps
+//////////////////////////////////////////////////////////////////////////////////
+// Company:
+// Engineer:
+//
+// Create Date: 04/21/2023 11:37:14 AM
+// Design Name:
+// Module Name: truncate_manual
+// Project Name:
+// Target Devices:
+// Tool Versions:
+// Description:
+//
+// Dependencies:
+//
+// Revision:
+// Revision 0.01 - File Created
+// Additional Comments:
+//
+//////////////////////////////////////////////////////////////////////////////////
+
+
+module truncate_manual
+#(
+ DATA_I_WIDTH = 30,
+ DATA_O_WIDTH = 12
+)
+(
+ input clk,
+ input rst,
+
+ input [DATA_I_WIDTH-1 : 0] data_in,
+ input data_in_valid,
+
+ input [$clog2(DATA_I_WIDTH)-1 : 0] trunc_pos,
+
+ output [DATA_O_WIDTH-1 : 0] data_out,
+ output data_out_valid
+);
+
+assign data_out = data_in[trunc_pos -: DATA_O_WIDTH];
+
+endmodule
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_rx.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_rx.csv
old mode 100755
new mode 100644
index e8e982ab..1ef0dea2
--- a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_rx.csv
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_rx.csv
@@ -1,3 +1,3 @@
version https://git-lfs.github.com/spec/v1
-oid sha256:5d2a53da1fd413ecb5c59bb663c758f29cbe475bf38362e7bcc92e80f213a1f9
-size 9489183
+oid sha256:03a99ac4456eaef04869b9416d6a2c6aee782cb9a7293c5317bb8a5015848fe6
+size 553713
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_rx_test.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_rx_test.csv
new file mode 100755
index 00000000..e8e982ab
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_rx_test.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:5d2a53da1fd413ecb5c59bb663c758f29cbe475bf38362e7bcc92e80f213a1f9
+size 9489183
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_weight.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_weight.csv
index 172bafba..9647b2cf 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_weight.csv
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_weight.csv
@@ -1,3 +1,3 @@
version https://git-lfs.github.com/spec/v1
-oid sha256:2b2536694788ce3ca1ab40dd55f0e91426473e87b26e86badb408e7e4abbc945
-size 1817670
+oid sha256:24590cdc8969ef8d93c4ef768fb63aa4351b1f0616e42515240746dfa87f81e1
+size 40002
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_weight_test.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_weight_test.csv
new file mode 100644
index 00000000..172bafba
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/iladata_weight_test.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:2b2536694788ce3ca1ab40dd55f0e91426473e87b26e86badb408e7e4abbc945
+size 1817670
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/untitled.asv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/untitled_for_test.m
similarity index 74%
rename from projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/untitled.asv
rename to projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/untitled_for_test.m
index 0e7344ee..1255146f 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/untitled.asv
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230417-接收数据及权矢量/untitled_for_test.m
@@ -33,5 +33,17 @@ for i=1:32
end
end
-weight_stream_data_ind
+weight_stream_data_index = 1;
+flag = 1;
+
+while (flag)
+ weight_stream_data_str = num2str(weight_stream_data((1:32)+weight_stream_data_index-1)');
+ tmp = bin2dec(erase(convertCharsToStrings(weight_stream_data_str)," "));
+ if (tmp == hex2dec("7E7E7E7E"))
+ flag = 0;
+ else
+ weight_stream_data_index = weight_stream_data_index + 1;
+ end
+end
+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.0G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.0G_1-1.csv
new file mode 100644
index 00000000..f5d83ea9
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.0G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:06c516bd647c9863c1a4d2c7ce710d39ae2fba907069112410592d920ba1b04b
+size 541069
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.0G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.0G_1-2.csv
new file mode 100644
index 00000000..b70214ae
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.0G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:823431f1b2b00e692258b8fc2557a88b941c0a9ec9d4a5c5e3c0d753d255a50e
+size 561550
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.0G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.0G_1-3.csv
new file mode 100644
index 00000000..72c370aa
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.0G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:6c4fb8c85bd5731b2b47e842427f74a55dadce418ec6c41597483ff16b30324d
+size 542707
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.1G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.1G_1-1.csv
new file mode 100644
index 00000000..332fc2a0
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.1G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:8fa3a1fa69ea13a50139763897f1bf14cec0a7ad784a57282771862f678df4ea
+size 541306
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.1G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.1G_1-2.csv
new file mode 100644
index 00000000..87a03992
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.1G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:37f2d28d521ecd251356d5e79300f644eb16d6f3fa04ff64a51adb363420e59c
+size 545168
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.1G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.1G_1-3.csv
new file mode 100644
index 00000000..e7afa634
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.1G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:5570421a06e906cc9771309b24af2180251836a09130ef45dde7ad95eace3783
+size 543176
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.2G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.2G_1-1.csv
new file mode 100644
index 00000000..d3fafabf
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.2G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:4cebc36c50f19d12fe1fff07e9a5b3da621e7900ba28b221b44d4b4760d4e442
+size 545057
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.2G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.2G_1-2.csv
new file mode 100644
index 00000000..cbfe5b52
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.2G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:1d5e51fef615304c8e6a2d0b9ecb7c0753cf1a314ec25b84fcc86264803478c9
+size 542857
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.2G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.2G_1-3.csv
new file mode 100644
index 00000000..0269017b
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.2G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:7432dfc7d86002386f61191a4a0612177edb434bac0007f5815719ee75a7a381
+size 544325
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.3G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.3G_1-1.csv
new file mode 100644
index 00000000..9f39f266
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.3G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:06fcfc616945c19a747f92b81ff92cbdaebcf3fc270f3b6ebcae2af1274daf28
+size 544194
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.3G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.3G_1-2.csv
new file mode 100644
index 00000000..2ca7ea50
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.3G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:348a843c5439cb1c191d8f3b84eee47d4f30a9b8d55843a58e4293de228e35e8
+size 542006
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.3G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.3G_1-3.csv
new file mode 100644
index 00000000..6520b8ed
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.3G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:cd223b9b4b24e92a514af92c69b1af9da64fcad6a4ca85e3ef93b7ade0aa9301
+size 543280
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.4G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.4G_1-1.csv
new file mode 100644
index 00000000..a6fecbea
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.4G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:760b2bd6eefa08feae615875a2a8841292bf71de56ac0bc782c48fdcacbee379
+size 542760
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.4G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.4G_1-2.csv
new file mode 100644
index 00000000..c4fe9892
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.4G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:7398e63b6bbd148be73f23eda9d2dcaa93ee8a98f99d20eecdb31ef9030a119c
+size 540945
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.4G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.4G_1-3.csv
new file mode 100644
index 00000000..ae417902
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.4G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:6512a8c4cc202a1b1fd63d6da62ff3e80a5229ff80e30b3e26d41d759d46139c
+size 540928
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.5G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.5G_1-1.csv
new file mode 100644
index 00000000..6f456bcd
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.5G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:ef572cbe808e450d1bd762b9a68e717cf30d9e6a46e619d874a23ddcb44c7680
+size 547389
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.5G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.5G_1-2.csv
new file mode 100644
index 00000000..a4b71cf3
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.5G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:ddbfaaa83e43bac72944968b2a02427a7a20fc66e0da910a9fe90acf92c35040
+size 545796
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.5G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.5G_1-3.csv
new file mode 100644
index 00000000..786f0b55
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.5G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:6473a5937c6215b03e59d68e3492ce7ec1b20d3b8819a6beb458949688e60255
+size 544880
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.6G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.6G_1-1.csv
new file mode 100644
index 00000000..c09e6c13
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.6G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:b214e16fbd501fe9e87229d9dce7144ab0a431178656bb84564d2d1f6226014f
+size 553283
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.6G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.6G_1-2.csv
new file mode 100644
index 00000000..0295f6ce
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.6G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:f27747c9c89e40fa7c4065d0386fa79ab13211ff4a3b7b971bd681a3b0b929be
+size 550994
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.6G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.6G_1-3.csv
new file mode 100644
index 00000000..95d729f5
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.6G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:3ecfcf3e9222af387130d31af467b0b3ff79f22c198877ea037f89c688d2daa9
+size 551339
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.7G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.7G_1-1.csv
new file mode 100644
index 00000000..9f4f5a67
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.7G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:763df1f9d6194874f7347b085ba0f2953b3e9075170fbb840bf04a97b8b09825
+size 547870
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.7G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.7G_1-2.csv
new file mode 100644
index 00000000..0bc489c2
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.7G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:f6462c8db1f70b609070f3f6b66d39ed5e279b42326832ae815524d6206eb0da
+size 549309
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.7G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.7G_1-3.csv
new file mode 100644
index 00000000..7307c08a
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.7G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:ebf4c45d6c0638a66318f92c30335714316da26c20e16e9d88efa068d8c5fd11
+size 544795
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.8G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.8G_1-1.csv
new file mode 100644
index 00000000..c1174fe6
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.8G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:f6227e676d45f680641fe0788b98aadf040d167b4971b9a8a8f858977c56b841
+size 547003
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.8G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.8G_1-2.csv
new file mode 100644
index 00000000..23b1453b
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.8G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:481f32d3ee2aa13139cc54380a8d5c89eb89d02c8c2ebcee9223152ee0f66e0c
+size 547048
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.8G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.8G_1-3.csv
new file mode 100644
index 00000000..036f586d
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.8G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:b1eb9a8b9b1135a1ce860d8ba8e6573d0700704eb4ef030b8b4f0bd7cad823bf
+size 546604
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.9G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.9G_1-1.csv
new file mode 100644
index 00000000..025b981e
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.9G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:754f9fb0ea449f8163f355d7d43befea13a0ece977d814dcb1b3f303e41857e8
+size 550940
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.9G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.9G_1-2.csv
new file mode 100644
index 00000000..48b110e0
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.9G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:d5b3b593662a3088013e10a8d4293d36065586d8ead72e37245bf699983bfc39
+size 548335
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.9G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.9G_1-3.csv
new file mode 100644
index 00000000..c1751ba1
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_25.9G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:de6a3caa7817afcb62c46dde2063a8545fbb3df4cb1b6031c800720529d3798f
+size 549100
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.0G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.0G_1-1.csv
new file mode 100644
index 00000000..3eb9a23d
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.0G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:51bd4f9eb9bd12c8ab7681d3e65f4e5d5638d041d3432d4135f37b6e836a2a18
+size 549218
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.0G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.0G_1-2.csv
new file mode 100644
index 00000000..cfce9568
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.0G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:c9d30b13c1d88fedef33cc656f5ab1f26c901175a8a1baf299f965415c3deacc
+size 548848
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.0G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.0G_1-3.csv
new file mode 100644
index 00000000..6442759c
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.0G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:fa4019b5f61aeda7e40ee21fe6201becd43e65070aaf833878305829005e4d42
+size 550042
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.1G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.1G_1-1.csv
new file mode 100644
index 00000000..3710a36a
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.1G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:c4d7d548c208d4b1eb59e852929670da8e67135957ae0e330ec3f0e39ba03195
+size 550704
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.1G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.1G_1-2.csv
new file mode 100644
index 00000000..2f8e7d2c
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.1G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:942cfdbaa0866cbc6d0af4fc265c3c3585d8f576d2b4eabf5d6edc1f250eb525
+size 550237
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.1G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.1G_1-3.csv
new file mode 100644
index 00000000..79949553
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.1G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:7826a8e8bdfa8af14a4f819a3e177db00f25b4ef1d27a1adfd28043954a4f315
+size 551062
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.2G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.2G_1-1.csv
new file mode 100644
index 00000000..d2bc68f6
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.2G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:7a02cff5ef79d9d5083ad14a72c10440a6ad034b8530d3acad87852b8c9b8af7
+size 549191
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.2G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.2G_1-2.csv
new file mode 100644
index 00000000..ecf04a97
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.2G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:2d714a3a7ab651e0ba3c879ea8942731e5afb348eb29400104eaccdafdb8a19e
+size 548674
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.2G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.2G_1-3.csv
new file mode 100644
index 00000000..ce22c323
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.2G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:9679c95c8fee35c5a99576174ed8b424b77ceb20367f8662b09fc9e87ae14873
+size 549970
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.3G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.3G_1-1.csv
new file mode 100644
index 00000000..069da5cc
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.3G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:28f4fa0f0389cc275de21dd29af4f0d78cc2d7b238d2b8b45d45fb22665c0c05
+size 549322
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.3G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.3G_1-2.csv
new file mode 100644
index 00000000..72fd18ef
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.3G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:114e4e6240c8e9b278ef99bbfc9c4f36edc9f64389e87f3e6aec810820b54b3b
+size 549343
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.3G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.3G_1-3.csv
new file mode 100644
index 00000000..a6c9ee24
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.3G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:dfc1eef5151b0fa933aa08d9ae3248f11a08616f1f94cb8a066e5f149cf990fe
+size 552067
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.4G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.4G_1-1.csv
new file mode 100644
index 00000000..666ff437
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.4G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:924e82aea0b7dc306ba24a0d1dc45612b835125d013afd77938b25999eb9076a
+size 551080
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.4G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.4G_1-2.csv
new file mode 100644
index 00000000..f5e39e55
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.4G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:4d0679b0fb2805e911dab403a8b023aecd383d69aee56234397ee64b9d5c070f
+size 551137
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.4G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.4G_1-3.csv
new file mode 100644
index 00000000..c4bdd89d
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.4G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:519b18119d13b63385472578362a07d33ee89fd984111a38544f2fe00a26ce01
+size 550802
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.5G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.5G_1-1.csv
new file mode 100644
index 00000000..d867b240
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.5G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:da8135f53cdd743b1e1ee0afe6409ea64fe9b99dc930541bc1249fa7298a7911
+size 548156
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.5G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.5G_1-2.csv
new file mode 100644
index 00000000..2eed6771
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.5G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:22f4457068e372a0d4344bcbbbeb3fb0837abdc9ca1858761d71bd54f8f56ca2
+size 549008
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.5G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.5G_1-3.csv
new file mode 100644
index 00000000..496aa1a8
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.5G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:ac567298b81b2fba2757de612d4cd8051582f842912502183cd392f16579501e
+size 548591
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.6G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.6G_1-1.csv
new file mode 100644
index 00000000..aab0986f
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.6G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:de786f4b597d4995d7c46239e79b03609d77cd1d33e3be8cd4c78fefb493cc41
+size 549634
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.6G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.6G_1-2.csv
new file mode 100644
index 00000000..ff5e7c76
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.6G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:72c77f2e4ebba679c2851cd61aeed67d4fb021ad9cb6450944e9e17759a4bc66
+size 548384
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.6G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.6G_1-3.csv
new file mode 100644
index 00000000..32fa7991
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.6G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:e045094b85df1b2b74ae5686d0982a2e49e34c1ff85ac12638b058c6c8323be6
+size 549793
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.7G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.7G_1-1.csv
new file mode 100644
index 00000000..2b2e7d3f
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.7G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:a3f5277791d8d53f6625e1ace08300d5003084db8b6b3c0b1ec3be6bf8968dbe
+size 549363
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.7G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.7G_1-2.csv
new file mode 100644
index 00000000..b128ce37
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.7G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:3e4ba2871aaa9ef8d5e1b70a214b0e5dc462c117269126186a79dadba4b5bf32
+size 549514
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.8G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.8G_1-1.csv
new file mode 100644
index 00000000..77463629
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.8G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:a0011010b7916f1df76031cedd073fd67e6a98a985a212f1b37ab90e8c22562e
+size 551174
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.8G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.8G_1-2.csv
new file mode 100644
index 00000000..ba79aac4
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.8G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:c232cb3249b48945f49f9d1a7d5ff2045af3da79d1da798aee16b271f4043f29
+size 549884
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.8G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.8G_1-3.csv
new file mode 100644
index 00000000..f5751650
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.8G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:59dd2ac8c37391deffe698d6d0209bf633b47f8525d859821bf101173e8f476a
+size 550911
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.9G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.9G_1-1.csv
new file mode 100644
index 00000000..09ff49a3
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.9G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:a548f43bd53fbaadedf50bb08d9daebb319726856d89b78b2ae8ac01bbca3294
+size 550523
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.9G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.9G_1-2.csv
new file mode 100644
index 00000000..f08cbbda
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.9G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:2b5e56cb328c2bbee9b0630e24b92d163e72f1393b22869e8f9c3110311e66be
+size 551414
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.9G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.9G_1-3.csv
new file mode 100644
index 00000000..a1f9f21a
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_26.9G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:1453dfa2457131ee8951807e0db56c23591a46d77ffba6f304317bfa66bfc6eb
+size 548849
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_27.0G_1-1.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_27.0G_1-1.csv
new file mode 100644
index 00000000..793c42e6
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_27.0G_1-1.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:599b063b18253224ac2f8f637313a4f8a022bb2eaa71aaf4b6ca535592c31517
+size 547542
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_27.0G_1-2.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_27.0G_1-2.csv
new file mode 100644
index 00000000..29cfc0a9
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_27.0G_1-2.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:2b05c30cee42b325e0708c9dedb1897759edb910f163bfef024143345aa5042e
+size 550736
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_27.0G_1-3.csv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_27.0G_1-3.csv
new file mode 100644
index 00000000..47f8ce3e
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/iladata_27.0G_1-3.csv
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:04d2547cc7f074079eaaf35185c3028d12d58972ecd0494a21f72f4ea623cd4e
+size 544902
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/multiBitCorrInterSampleDiff.asv b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/multiBitCorrInterSampleDiff.asv
new file mode 100644
index 00000000..6c82eb5a
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/multiBitCorrInterSampleDiff.asv
@@ -0,0 +1,204 @@
+%% File Header/文件说明
+%
+% Beamforming with phased array derives signal characteristics from phase
+% differences between sensors. Therefore the amplitude-phase consistence is
+% vital to phased systems.
+%
+% The script analyzes the amp-phase relations of ILA captured data, the format
+% of which is square-shaped pseudorandorm bit sequence. Each channel is
+% processed seperately with different frequency shifts and different optimum
+% sampling points. The estimation of amplitude and phase are based on
+% acculumated correlation peaks.
+%
+clc; clear;
+%% initial parameters/初始参数
+interp = 8; % interpolation factor
+channelNum = 4;
+dataLen = 8192;
+fs = 48e6;
+dataFile = [...
+"iladata_25.0G_1-1.csv",...
+"iladata_25.0G_1-2.csv",...
+"iladata_25.0G_1-3.csv",...
+"iladata_25.1G_1-1.csv",...
+"iladata_25.1G_1-2.csv",...
+"iladata_25.1G_1-3.csv",...
+"iladata_25.2G_1-1.csv",...
+"iladata_25.2G_1-2.csv",...
+"iladata_25.2G_1-3.csv",...
+"iladata_25.3G_1-1.csv",...
+"iladata_25.3G_1-2.csv",...
+"iladata_25.3G_1-3.csv",...
+"iladata_25.4G_1-1.csv",...
+"iladata_25.4G_1-2.csv",...
+"iladata_25.4G_1-3.csv",...
+"iladata_25.5G_1-1.csv",...
+"iladata_25.5G_1-2.csv",...
+"iladata_25.5G_1-3.csv",...
+"iladata_25.6G_1-1.csv",...
+"iladata_25.6G_1-2.csv",...
+"iladata_25.6G_1-3.csv",...
+"iladata_25.7G_1-1.csv",...
+"iladata_25.7G_1-2.csv",...
+"iladata_25.7G_1-3.csv",...
+"iladata_25.8G_1-1.csv",...
+"iladata_25.8G_1-2.csv",...
+"iladata_25.8G_1-3.csv",...
+"iladata_25.9G_1-1.csv",...
+"iladata_25.9G_1-2.csv",...
+"iladata_25.9G_1-3.csv",...
+"iladata_26.0G_1-1.csv",...
+"iladata_26.0G_1-2.csv",...
+"iladata_26.0G_1-3.csv",...
+"iladata_26.1G_1-1.csv",...
+"iladata_26.1G_1-2.csv",...
+"iladata_26.1G_1-3.csv",...
+"iladata_26.2G_1-1.csv",...
+"iladata_26.2G_1-2.csv",...
+"iladata_26.2G_1-3.csv",...
+"iladata_26.3G_1-1.csv",...
+"iladata_26.3G_1-2.csv",...
+"iladata_26.3G_1-3.csv",...
+"iladata_26.4G_1-1.csv",...
+"iladata_26.4G_1-2.csv",...
+"iladata_26.4G_1-3.csv",...
+"iladata_26.5G_1-1.csv",...
+"iladata_26.5G_1-2.csv",...
+"iladata_26.5G_1-3.csv",...
+"iladata_26.6G_1-1.csv",...
+"iladata_26.6G_1-2.csv",...
+"iladata_26.6G_1-3.csv",...
+"iladata_26.7G_1-1.csv",...
+"iladata_26.7G_1-2.csv",...
+"iladata_26.8G_1-1.csv",...
+"iladata_26.8G_1-2.csv",...
+"iladata_26.8G_1-3.csv",...
+"iladata_26.9G_1-1.csv",...
+"iladata_26.9G_1-2.csv",...
+"iladata_26.9G_1-3.csv",...
+"iladata_27.0G_1-1.csv",...
+"iladata_27.0G_1-2.csv",...
+"iladata_27.0G_1-3.csv",...
+];
+dataFileNum = length(dataFile);
+
+% standard pn sequence
+pnSequence = comm.PNSequence('Polynomial','x^7+x^6+1', ...
+ 'InitialConditions',[zeros(1,6),1],'SamplesPerFrame',2^7-1);
+PRBS7 = pnSequence();
+PRBS7_polar = 1-2*[PRBS7;0];
+
+chipLen = length(PRBS7_polar); % pn chip length
+symNum = dataLen/chipLen/interp; % total symbol number
+symNumPerAccum = 1; % symbol nbumber of each accumulation
+accNum = symNum/symNumPerAccum; % total accumulation numbers, i.e. peak numbers
+
+ampEstSymMax = zeros(dataFileNum,channelNum);
+ampEstSymMin = zeros(dataFileNum,channelNum);
+ampEstSymAvg = zeros(dataFileNum,channelNum);
+angleEstSymMax = zeros(dataFileNum,channelNum);
+angleEstSymMin = zeros(dataFileNum,channelNum);
+angleEstSymAvg = zeros(dataFileNum,channelNum);
+
+ampEstSymMaxList = strings(dataFileNum+1,channelNum+1);
+ampEstSymMinList = strings(dataFileNum+1,channelNum+1);
+ampEstSymAvgList = strings(dataFileNum+1,channelNum+1);
+angleEstSymMaxList = strings(dataFileNum+1,channelNum+1);
+angleEstSymMinList = strings(dataFileNum+1,channelNum+1);
+angleEstSymAvgList = strings(dataFileNum+1,channelNum+1);
+
+ampEstSymMaxList(1,:) = ["Amp Max Value", "ch1", "ch2", "ch3", "ch4"];
+ampEstSymMinList(1,:) = ["Amp Min Value", "ch1", "ch2", "ch3", "ch4"];
+ampEstSymAvgList(1,:) = ["Amp Avg Value", "ch1", "ch2", "ch3", "ch4"];
+angleEstSymMaxList(1,:) = ["Angle Max Value", "ch1", "ch2", "ch3", "ch4"];
+angleEstSymMinList(1,:) = ["Angle Min Value", "ch1", "ch2", "ch3", "ch4"];
+angleEstSymAvgList(1,:) = ["Angle Avg Value", "ch1", "ch2", "ch3", "ch4"];
+
+ampEstSymMaxList(2:end,1) = dataFile;
+ampEstSymMinList(2:end,1) = dataFile;
+ampEstSymAvgList(2:end,1) = dataFile;
+angleEstSymMaxList(2:end,1) = dataFile;
+angleEstSymMinList(2:end,1) = dataFile;
+angleEstSymAvgList(2:end,1) = dataFile;
+
+for dataFileIndex = 1:dataFileNum
+ disp(dataFile(dataFileIndex));
+
+ %% data analysis
+
+ % read data, and swap ch1 and ch2, because loop data locate at ch2 and ch4
+ rxdata = readmatrix(dataFile(dataFileIndex));
+ seqRx(:,1) = (rxdata(:, 6) + 1i*rxdata(:, 7)).';
+ seqRx(:,2) = (rxdata(:, 4) + 1i*rxdata(:, 5)).';
+ seqRx(:,3) = (rxdata(:, 8) + 1i*rxdata(:, 9)).';
+ seqRx(:,4) = (rxdata(:,10) + 1i*rxdata(:,11)).';
+
+ % compensate frequecny deviation and downsample at optimum sample position based
+ % on the varience of constellation
+ [seqRxDown,fd,samplePos] = suqareShapeFreqEst(seqRx,interp,fs,-25000,-21000,5);
+
+ % split [seqRxDown] into multiple groups, each group contains several symbols to
+ % be correlated with PRBS7 and accumulated
+ seqRxDownSplit = reshape(seqRxDown(1:dataLen/interp,:),chipLen*symNumPerAccum, ...
+ accNum,channelNum);
+
+ seqRxAcc = zeros(chipLen,accNum,channelNum);
+ desiredPnt = zeros(accNum,channelNum);
+ ampEstSym = zeros(accNum,channelNum);
+ angleEstSym = zeros(accNum,channelNum);
+
+ for i = 1:accNum
+ for j = 1:channelNum
+ % correlation & multi-symbol accumulation
+ groupCorrAcc = sum(...
+ reshape(...
+ conv(...
+ flip(seqRxDownSplit(:,i,j)),...
+ PRBS7_polar,'same'),...
+ chipLen,symNumPerAccum),...
+ 2)';
+ seqRxAcc(:,i,j) = groupCorrAcc;
+ % peak position
+ desiredPnt(i,j) = groupCorrAcc(abs(groupCorrAcc)==max(abs(groupCorrAcc)));
+ end
+ end
+
+ for i = 1:channelNum
+ ampEstSym(:,i) = abs(desiredPnt(:,i))./abs(desiredPnt(:,1));
+ angleEstSym(:,i) = mod((angle(desiredPnt(:,i))-angle(desiredPnt(:,1)))/pi*180,360);
+ end
+
+ ampEstSymMax(dataFileIndex,:) = max(ampEstSym);
+ ampEstSymMin(dataFileIndex,:) = min(ampEstSym);
+ ampEstSymAvg(dataFileIndex,:) = mean(ampEstSym);
+ angleEstSymMax(dataFileIndex,:) = max(angleEstSym);
+ angleEstSymMin(dataFileIndex,:) = min(angleEstSym);
+ angleEstSymAvg(dataFileIndex,:) = mean(angleEstSym);
+
+ ampEstSymMaxList(dataFileIndex+1,2:end) = string(ampEstSymMax(dataFileIndex,:));
+ ampEstSymMinList(dataFileIndex+1,2:end) = string(ampEstSymMin(dataFileIndex,:));
+ ampEstSymAvgList(dataFileIndex+1,2:end) = string(ampEstSymAvg(dataFileIndex,:));
+ angleEstSymMaxList(dataFileIndex+1,2:end) = string(angleEstSymMax(dataFileIndex,:));
+ angleEstSymMinList(dataFileIndex+1,2:end) = string(angleEstSymMin(dataFileIndex,:));
+ angleEstSymAvgList(dataFileIndex+1,2:end) = string(angleEstSymAvg(dataFileIndex,:));
+
+end
+
+
+
+%% figures
+% figure(1);
+%
+% subplot(121);
+% plot(ampEstSym);
+% legend({"ch1","ch2","ch3","ch4"});
+% title("Amplitude Estimation");
+% ylim([min(ampEstSym,[],'all')-0.2,max(ampEstSym,[],'all')+0.2]);
+% grid on; grid minor;
+%
+% subplot(122);
+% plot(angleEstSym);
+% legend({"ch1","ch2","ch3","ch4"});
+% title("Angle Estimation");
+% ylim([-10,370]);
+% grid on; grid minor;
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/multiBitCorrInterSampleDiff.m b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/multiBitCorrInterSampleDiff.m
new file mode 100644
index 00000000..76316c8b
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/multiBitCorrInterSampleDiff.m
@@ -0,0 +1,199 @@
+%% File Header/文件说明
+%
+% Beamforming with phased array derives signal characteristics from phase
+% differences between sensors. Therefore the amplitude-phase consistence is
+% vital to phased systems.
+%
+% The script analyzes the amp-phase relations of ILA captured data, the format
+% of which is square-shaped pseudorandorm bit sequence. Each channel is
+% processed seperately with different frequency shifts and different optimum
+% sampling points. The estimation of amplitude and phase are based on
+% acculumated correlation peaks.
+%
+clc; clear;
+%% initial parameters/初始参数
+interp = 8; % interpolation factor
+channelNum = 4;
+dataLen = 8192;
+fs = 48e6;
+dataFile = [...
+"iladata_25.0G_1-1.csv",...
+"iladata_25.0G_1-2.csv",...
+"iladata_25.0G_1-3.csv",...
+"iladata_25.1G_1-1.csv",...
+"iladata_25.1G_1-2.csv",...
+"iladata_25.1G_1-3.csv",...
+"iladata_25.2G_1-1.csv",...
+"iladata_25.2G_1-2.csv",...
+"iladata_25.2G_1-3.csv",...
+"iladata_25.3G_1-1.csv",...
+"iladata_25.3G_1-2.csv",...
+"iladata_25.3G_1-3.csv",...
+"iladata_25.4G_1-1.csv",...
+"iladata_25.4G_1-2.csv",...
+"iladata_25.4G_1-3.csv",...
+"iladata_25.5G_1-1.csv",...
+"iladata_25.5G_1-2.csv",...
+"iladata_25.5G_1-3.csv",...
+"iladata_25.6G_1-1.csv",...
+"iladata_25.6G_1-2.csv",...
+"iladata_25.6G_1-3.csv",...
+"iladata_25.7G_1-1.csv",...
+"iladata_25.7G_1-2.csv",...
+"iladata_25.7G_1-3.csv",...
+"iladata_25.8G_1-1.csv",...
+"iladata_25.8G_1-2.csv",...
+"iladata_25.8G_1-3.csv",...
+"iladata_25.9G_1-1.csv",...
+"iladata_25.9G_1-2.csv",...
+"iladata_25.9G_1-3.csv",...
+"iladata_26.0G_1-1.csv",...
+"iladata_26.0G_1-2.csv",...
+"iladata_26.0G_1-3.csv",...
+"iladata_26.1G_1-1.csv",...
+"iladata_26.1G_1-2.csv",...
+"iladata_26.1G_1-3.csv",...
+"iladata_26.2G_1-1.csv",...
+"iladata_26.2G_1-2.csv",...
+"iladata_26.2G_1-3.csv",...
+"iladata_26.3G_1-1.csv",...
+"iladata_26.3G_1-2.csv",...
+"iladata_26.3G_1-3.csv",...
+"iladata_26.4G_1-1.csv",...
+"iladata_26.4G_1-2.csv",...
+"iladata_26.4G_1-3.csv",...
+"iladata_26.5G_1-1.csv",...
+"iladata_26.5G_1-2.csv",...
+"iladata_26.5G_1-3.csv",...
+"iladata_26.6G_1-1.csv",...
+"iladata_26.6G_1-2.csv",...
+"iladata_26.6G_1-3.csv",...
+"iladata_26.7G_1-1.csv",...
+"iladata_26.7G_1-2.csv",...
+"iladata_26.8G_1-1.csv",...
+"iladata_26.8G_1-2.csv",...
+"iladata_26.8G_1-3.csv",...
+"iladata_26.9G_1-1.csv",...
+"iladata_26.9G_1-2.csv",...
+"iladata_26.9G_1-3.csv",...
+"iladata_27.0G_1-1.csv",...
+"iladata_27.0G_1-2.csv",...
+"iladata_27.0G_1-3.csv",...
+];
+dataFileNum = length(dataFile);
+
+% standard pn sequence
+pnSequence = comm.PNSequence('Polynomial','x^7+x^6+1', ...
+ 'InitialConditions',[zeros(1,6),1],'SamplesPerFrame',2^7-1);
+PRBS7 = pnSequence();
+PRBS7_polar = 1-2*[PRBS7;0];
+
+chipLen = length(PRBS7_polar); % pn chip length
+symNum = dataLen/chipLen/interp; % total symbol number
+symNumPerAccum = 1; % symbol nbumber of each accumulation
+accNum = symNum/symNumPerAccum; % total accumulation numbers, i.e. peak numbers
+
+ampEstSymMax = zeros(dataFileNum,channelNum);
+ampEstSymMin = zeros(dataFileNum,channelNum);
+ampEstSymAvg = zeros(dataFileNum,channelNum);
+angleEstSymMax = zeros(dataFileNum,channelNum);
+angleEstSymMin = zeros(dataFileNum,channelNum);
+angleEstSymAvg = zeros(dataFileNum,channelNum);
+
+ampEstSymMaxList = strings(dataFileNum+1,channelNum+1);
+ampEstSymMinList = strings(dataFileNum+1,channelNum+1);
+ampEstSymAvgList = strings(dataFileNum+1,channelNum+1);
+angleEstSymMaxList = strings(dataFileNum+1,channelNum+1);
+angleEstSymMinList = strings(dataFileNum+1,channelNum+1);
+angleEstSymAvgList = strings(dataFileNum+1,channelNum+1);
+
+ampEstSymMaxList(1,:) = ["Amp Max Value", "ch1", "ch2", "ch3", "ch4"];
+ampEstSymMinList(1,:) = ["Amp Min Value", "ch1", "ch2", "ch3", "ch4"];
+ampEstSymAvgList(1,:) = ["Amp Avg Value", "ch1", "ch2", "ch3", "ch4"];
+angleEstSymMaxList(1,:) = ["Angle Max Value", "ch1", "ch2", "ch3", "ch4"];
+angleEstSymMinList(1,:) = ["Angle Min Value", "ch1", "ch2", "ch3", "ch4"];
+angleEstSymAvgList(1,:) = ["Angle Avg Value", "ch1", "ch2", "ch3", "ch4"];
+
+ampEstSymMaxList(2:end,1) = dataFile;
+ampEstSymMinList(2:end,1) = dataFile;
+ampEstSymAvgList(2:end,1) = dataFile;
+angleEstSymMaxList(2:end,1) = dataFile;
+angleEstSymMinList(2:end,1) = dataFile;
+angleEstSymAvgList(2:end,1) = dataFile;
+
+for dataFileIndex = 1:dataFileNum
+ disp(dataFile(dataFileIndex));
+
+ %% data analysis
+
+ % read data, and swap ch1 and ch2, because loop data locate at ch2 and ch4
+ rxdata = readmatrix(dataFile(dataFileIndex));
+ seqRx(:,1) = (rxdata(:, 6) + 1i*rxdata(:, 7)).';
+ seqRx(:,2) = (rxdata(:, 4) + 1i*rxdata(:, 5)).';
+ seqRx(:,3) = (rxdata(:, 8) + 1i*rxdata(:, 9)).';
+ seqRx(:,4) = (rxdata(:,10) + 1i*rxdata(:,11)).';
+
+ % compensate frequecny deviation and downsample at optimum sample position based
+ % on the varience of constellation
+ [seqRxDown,fd,samplePos] = suqareShapeFreqEst(seqRx,interp,fs,-25000,-21000,5);
+
+ % split [seqRxDown] into multiple groups, each group contains several symbols to
+ % be correlated with PRBS7 and accumulated
+ seqRxDownSplit = reshape(seqRxDown(1:dataLen/interp,:),chipLen*symNumPerAccum, ...
+ accNum,channelNum);
+
+ seqRxAcc = zeros(chipLen,accNum,channelNum);
+ desiredPnt = zeros(accNum,channelNum);
+ ampEstSym = zeros(accNum,channelNum);
+ angleEstSym = zeros(accNum,channelNum);
+
+ for i = 1:accNum
+ for j = 1:channelNum
+ % correlation & multi-symbol accumulation
+ groupCorrAcc = sum(reshape(conv(flip(seqRxDownSplit(:,i,j)), ...
+ PRBS7_polar,'same'),chipLen,symNumPerAccum),2)';
+ seqRxAcc(:,i,j) = groupCorrAcc;
+ % peak position
+ desiredPnt(i,j) = groupCorrAcc(abs(groupCorrAcc)==max(abs(groupCorrAcc)));
+ end
+ end
+
+ for i = 1:channelNum
+ ampEstSym(:,i) = abs(desiredPnt(:,i))./abs(desiredPnt(:,1));
+ angleEstSym(:,i) = mod((angle(desiredPnt(:,i))-angle(desiredPnt(:,1)))/pi*180,360);
+ end
+
+ ampEstSymMax(dataFileIndex,:) = max(ampEstSym);
+ ampEstSymMin(dataFileIndex,:) = min(ampEstSym);
+ ampEstSymAvg(dataFileIndex,:) = mean(ampEstSym);
+ angleEstSymMax(dataFileIndex,:) = max(angleEstSym);
+ angleEstSymMin(dataFileIndex,:) = min(angleEstSym);
+ angleEstSymAvg(dataFileIndex,:) = mean(angleEstSym);
+
+ ampEstSymMaxList(dataFileIndex+1,2:end) = string(ampEstSymMax(dataFileIndex,:));
+ ampEstSymMinList(dataFileIndex+1,2:end) = string(ampEstSymMin(dataFileIndex,:));
+ ampEstSymAvgList(dataFileIndex+1,2:end) = string(ampEstSymAvg(dataFileIndex,:));
+ angleEstSymMaxList(dataFileIndex+1,2:end) = string(angleEstSymMax(dataFileIndex,:));
+ angleEstSymMinList(dataFileIndex+1,2:end) = string(angleEstSymMin(dataFileIndex,:));
+ angleEstSymAvgList(dataFileIndex+1,2:end) = string(angleEstSymAvg(dataFileIndex,:));
+
+end
+
+
+
+%% figures
+% figure(1);
+%
+% subplot(121);
+% plot(ampEstSym);
+% legend({"ch1","ch2","ch3","ch4"});
+% title("Amplitude Estimation");
+% ylim([min(ampEstSym,[],'all')-0.2,max(ampEstSym,[],'all')+0.2]);
+% grid on; grid minor;
+%
+% subplot(122);
+% plot(angleEstSym);
+% legend({"ch1","ch2","ch3","ch4"});
+% title("Angle Estimation");
+% ylim([-10,370]);
+% grid on; grid minor;
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/suqareShapeFreqEst.m b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/suqareShapeFreqEst.m
new file mode 100644
index 00000000..bb33a13f
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/suqareShapeFreqEst.m
@@ -0,0 +1,50 @@
+function [dataOut, fdTarget, samplePosTarget] = suqareShapeFreqEst(dataIn, interp, fs, fmin, fmax, fd)
+%suqareShapeFreqEst - 利用星座图的集中程度在一定频率范围内使用频率步进估计方波成形信号的频偏
+%
+% data - input complex data, row vector
+% dataLen - data length
+% interp - interpolation rate
+% fs - sampling rate, in Herts
+% fmin - minimum estimation frequency, in Herts
+% fmax - maximum estimation frequency, in Herts
+% fd - estimation frequency step, in Herts
+
+% dimension
+[dataLen,channelNum] = size(dataIn);
+
+freqList = fmin:fd:fmax;
+freqNum = length(freqList);
+varRecord = zeros(freqNum,interp);
+
+dataOut = zeros(dataLen/interp,channelNum);
+fdTarget = zeros(channelNum,1);
+samplePosTarget = zeros(channelNum,1);
+
+for channel = 1:channelNum
+
+ for freq = 1:freqNum
+
+ % carrier
+ cxr = exp(-1i*2*pi*freqList(freq)/fs*(0:dataLen-1)');
+
+ % apply frequency shift onto input data
+ seqRx = dataIn(:,channel).*cxr;
+
+ for samplePos = 0:interp-1
+ seqRxDown = downsample(seqRx,interp,samplePos); % 下采样
+ seqRxDownQuaterOne = abs(real(seqRxDown)) + 1i*abs(imag(seqRxDown)); % 集中到第一象限
+ varRecord(freq,samplePos+1) = var(seqRxDownQuaterOne);
+ end
+
+ end
+
+ [fdIndex, samplePosIndex] = find(varRecord==min(min(varRecord)));
+ fdTarget(channel) = freqList(fdIndex);
+ samplePosTarget(channel) = samplePosIndex-1;
+
+ cxrTarget = exp(-1i*2*pi*fdTarget(channel)/fs*(0:dataLen-1)');
+ seqRxTarget = dataIn(:,channel).*cxrTarget;
+ dataOut(:,channel) = downsample(seqRxTarget,interp,samplePosTarget(channel));
+end
+
+end
\ No newline at end of file
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/数据说明.md b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/数据说明.md
new file mode 100644
index 00000000..ce577bdc
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/data/20230423-天线幅相测试-不同频点/数据说明.md
@@ -0,0 +1,11 @@
+# 数据说明
+
+1. iladata_ad9361_pure_noise.csv: 调零板 AD9361 单板噪声。
+
+2. iladata_ad9361_ant_noise.csv: 调零板射频接收噪声。
+
+3. iladata_ad9361_pure_noise_A-B.csv: 调零板 AD9361 单板噪声,第 A 次上电过程中第 B 次采集结果。
+
+> 1~3 AD9361 配置均为 48Msps,BW 40MHz,外部本振,使用 AD9516-3 的 VCO 分频时钟。
+
+4. iladata_814_1t2r_48msps_bwxxm_xxx_lo_A-B.csv:调零板 AD9361 单板噪声,48Msps,BW xxMHz,ext_lo 表示外部本振,int_lo 表示内部本振,第 A 次上电过程中第 B 次采集结果。
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/sim/vio_manual_ctrl.v b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/sim/vio_manual_ctrl.v
index 493f196e..05906ce5 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/sim/vio_manual_ctrl.v
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/sim/vio_manual_ctrl.v
@@ -53,7 +53,8 @@ probe_out0,
probe_out1,
probe_out2,
probe_out3,
-probe_out4
+probe_out4,
+probe_out5
);
input clk;
@@ -63,6 +64,7 @@ output reg [0 : 0] probe_out1 = 'h0 ;
output reg [31 : 0] probe_out2 = 'h00000000 ;
output reg [1 : 0] probe_out3 = 'h3 ;
output reg [3 : 0] probe_out4 = 'h0 ;
+output reg [0 : 0] probe_out5 = 'h0 ;
endmodule
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl.veo b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl.veo
index 39fbf855..550ac454 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl.veo
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl.veo
@@ -60,7 +60,8 @@ vio_manual_ctrl your_instance_name (
.probe_out1(probe_out1), // output wire [0 : 0] probe_out1
.probe_out2(probe_out2), // output wire [31 : 0] probe_out2
.probe_out3(probe_out3), // output wire [1 : 0] probe_out3
- .probe_out4(probe_out4) // output wire [3 : 0] probe_out4
+ .probe_out4(probe_out4), // output wire [3 : 0] probe_out4
+ .probe_out5(probe_out5) // output wire [0 : 0] probe_out5
);
// INST_TAG_END ------ End INSTANTIATION Template ---------
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl.vho b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl.vho
index 877bb0cb..1c2c6619 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl.vho
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl.vho
@@ -59,7 +59,8 @@ COMPONENT vio_manual_ctrl
probe_out1 : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
probe_out2 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
probe_out3 : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
- probe_out4 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
+ probe_out4 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
+ probe_out5 : OUT STD_LOGIC_VECTOR(0 DOWNTO 0)
);
END COMPONENT;
-- COMP_TAG_END ------ End COMPONENT Declaration ------------
@@ -75,7 +76,8 @@ your_instance_name : vio_manual_ctrl
probe_out1 => probe_out1,
probe_out2 => probe_out2,
probe_out3 => probe_out3,
- probe_out4 => probe_out4
+ probe_out4 => probe_out4,
+ probe_out5 => probe_out5
);
-- INST_TAG_END ------ End INSTANTIATION Template ---------
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_sim_netlist.v b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_sim_netlist.v
index 44d0af55..fd04dbe0 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_sim_netlist.v
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_sim_netlist.v
@@ -1,3 +1,3 @@
version https://git-lfs.github.com/spec/v1
-oid sha256:1ef789b139dd21314f2f64ed27ffe456fe9f3780bffc1b839629a84a6d76d369
-size 352468
+oid sha256:a01fafc69a1a3ba5410b7a42027cc78e47f5b15cfdae5003802be620f113aeb6
+size 355493
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_sim_netlist.vhdl b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_sim_netlist.vhdl
index 88e89736..b34a8cc6 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_sim_netlist.vhdl
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_sim_netlist.vhdl
@@ -1,3 +1,3 @@
version https://git-lfs.github.com/spec/v1
-oid sha256:60f900616e80d391d0f1ca17c739ffeb62b08557d1f784a2224cbc94a84eb147
-size 633949
+oid sha256:824bcac0396eea134efa41f3102c915ef47b199e1c4072d91d827c19f22fc999
+size 637257
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_stub.v b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_stub.v
index 34b2261b..a1f4f379 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_stub.v
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_stub.v
@@ -1,7 +1,7 @@
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep 4 09:44:18 MDT 2019
-// Date : Wed Apr 19 12:03:53 2023
+// Date : Sun Apr 23 16:19:11 2023
// Host : JOSH-ASUS-Z690 running 64-bit Ubuntu 20.04.6 LTS
// Command : write_verilog -force -mode synth_stub
// /home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.v
@@ -15,12 +15,13 @@
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "vio,Vivado 2019.1.3" *)
module vio_manual_ctrl(clk, probe_out0, probe_out1, probe_out2,
- probe_out3, probe_out4)
-/* synthesis syn_black_box black_box_pad_pin="clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0]" */;
+ probe_out3, probe_out4, probe_out5)
+/* synthesis syn_black_box black_box_pad_pin="clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0],probe_out5[0:0]" */;
input clk;
output [1:0]probe_out0;
output [0:0]probe_out1;
output [31:0]probe_out2;
output [1:0]probe_out3;
output [3:0]probe_out4;
+ output [0:0]probe_out5;
endmodule
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_stub.vhdl b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_stub.vhdl
index 087749f8..20780871 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_stub.vhdl
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/ip/vio_manual_ctrl/vio_manual_ctrl_stub.vhdl
@@ -1,7 +1,7 @@
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep 4 09:44:18 MDT 2019
--- Date : Wed Apr 19 12:03:53 2023
+-- Date : Sun Apr 23 16:19:11 2023
-- Host : JOSH-ASUS-Z690 running 64-bit Ubuntu 20.04.6 LTS
-- Command : write_vhdl -force -mode synth_stub
-- /home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.vhdl
@@ -19,7 +19,8 @@ entity vio_manual_ctrl is
probe_out1 : out STD_LOGIC_VECTOR ( 0 to 0 );
probe_out2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
probe_out3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
- probe_out4 : out STD_LOGIC_VECTOR ( 3 downto 0 )
+ probe_out4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
+ probe_out5 : out STD_LOGIC_VECTOR ( 0 to 0 )
);
end vio_manual_ctrl;
@@ -28,7 +29,7 @@ architecture stub of vio_manual_ctrl is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
-attribute black_box_pad_pin of stub : architecture is "clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0]";
+attribute black_box_pad_pin of stub : architecture is "clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0],probe_out5[0:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "vio,Vivado 2019.1.3";
begin
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/README.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/README.txt
index 2cc3d67e..f1e61954 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/README.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/README.txt
@@ -4,7 +4,7 @@
# README.txt: Please read the sections below to understand the steps required to
# run the exported script and information about the source files.
#
-# Generated by export_simulation on Wed Apr 19 12:03:35 CST 2023
+# Generated by export_simulation on Sun Apr 23 16:18:53 CST 2023
#
################################################################################
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/compile.do b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/compile.do
index 1f6495c2..daf63fe1 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/compile.do
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/compile.do
@@ -8,7 +8,6 @@ vmap xil_defaultlib activehdl/xil_defaultlib
vmap xpm activehdl/xpm
vlog -work xil_defaultlib -sv2k12 "+incdir+../../../ip/vio_manual_ctrl/hdl/verilog" "+incdir+../../../ip/vio_manual_ctrl/hdl" \
-"/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
vcom -work xpm -93 \
@@ -17,6 +16,7 @@ vcom -work xpm -93 \
vlog -work xil_defaultlib -v2k5 "+incdir+../../../ip/vio_manual_ctrl/hdl/verilog" "+incdir+../../../ip/vio_manual_ctrl/hdl" \
"../../../ip/vio_manual_ctrl/sim/vio_manual_ctrl.v" \
+
vlog -work xil_defaultlib \
"glbl.v"
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/file_info.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/file_info.txt
index f5242d57..0d9ab1d7 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/file_info.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/file_info.txt
@@ -1,4 +1,3 @@
-xpm_cdc.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
vio_manual_ctrl.v,verilog,xil_defaultlib,../../../ip/vio_manual_ctrl/sim/vio_manual_ctrl.v,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/vio_manual_ctrl.sh b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/vio_manual_ctrl.sh
index 71fa89d3..e2932229 100755
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/vio_manual_ctrl.sh
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/activehdl/vio_manual_ctrl.sh
@@ -9,7 +9,7 @@
# directory, add the library logical mappings in the simulator setup file, create default
# 'do/prj' file, execute compilation, elaboration and simulation steps.
#
-# Generated by Vivado on Wed Apr 19 12:03:35 CST 2023
+# Generated by Vivado on Sun Apr 23 16:18:53 CST 2023
# SW Build 2644227 on Wed Sep 4 09:44:18 MDT 2019
#
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/README.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/README.txt
index a8967b35..ced5c5e1 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/README.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/README.txt
@@ -4,7 +4,7 @@
# README.txt: Please read the sections below to understand the steps required to
# run the exported script and information about the source files.
#
-# Generated by export_simulation on Wed Apr 19 12:03:35 CST 2023
+# Generated by export_simulation on Sun Apr 23 16:18:53 CST 2023
#
################################################################################
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/file_info.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/file_info.txt
index f5242d57..0d9ab1d7 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/file_info.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/file_info.txt
@@ -1,4 +1,3 @@
-xpm_cdc.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
vio_manual_ctrl.v,verilog,xil_defaultlib,../../../ip/vio_manual_ctrl/sim/vio_manual_ctrl.v,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/run.f b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/run.f
index 36f5e07d..f6cdd3c7 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/run.f
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/run.f
@@ -1,5 +1,4 @@
-makelib ies_lib/xil_defaultlib -sv \
- "/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/vio_manual_ctrl.sh b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/vio_manual_ctrl.sh
index de4a5529..7bf82c40 100755
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/vio_manual_ctrl.sh
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/ies/vio_manual_ctrl.sh
@@ -9,7 +9,7 @@
# directory, add the library logical mappings in the simulator setup file, create default
# 'do/prj' file, execute compilation, elaboration and simulation steps.
#
-# Generated by Vivado on Wed Apr 19 12:03:35 CST 2023
+# Generated by Vivado on Sun Apr 23 16:18:53 CST 2023
# SW Build 2644227 on Wed Sep 4 09:44:18 MDT 2019
#
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/modelsim/README.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/modelsim/README.txt
index 2cc3d67e..f1e61954 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/modelsim/README.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/modelsim/README.txt
@@ -4,7 +4,7 @@
# README.txt: Please read the sections below to understand the steps required to
# run the exported script and information about the source files.
#
-# Generated by export_simulation on Wed Apr 19 12:03:35 CST 2023
+# Generated by export_simulation on Sun Apr 23 16:18:53 CST 2023
#
################################################################################
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/modelsim/vio_manual_ctrl.sh b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/modelsim/vio_manual_ctrl.sh
index 84ea4824..790747c7 100755
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/modelsim/vio_manual_ctrl.sh
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/modelsim/vio_manual_ctrl.sh
@@ -9,7 +9,7 @@
# directory, add the library logical mappings in the simulator setup file, create default
# 'do/prj' file, execute compilation, elaboration and simulation steps.
#
-# Generated by Vivado on Wed Apr 19 12:03:35 CST 2023
+# Generated by Vivado on Sun Apr 23 16:18:53 CST 2023
# SW Build 2644227 on Wed Sep 4 09:44:18 MDT 2019
#
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/README.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/README.txt
index 2cc3d67e..f1e61954 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/README.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/README.txt
@@ -4,7 +4,7 @@
# README.txt: Please read the sections below to understand the steps required to
# run the exported script and information about the source files.
#
-# Generated by export_simulation on Wed Apr 19 12:03:35 CST 2023
+# Generated by export_simulation on Sun Apr 23 16:18:53 CST 2023
#
################################################################################
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/compile.do b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/compile.do
index a2f2d23e..733b0014 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/compile.do
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/compile.do
@@ -8,7 +8,6 @@ vmap xil_defaultlib questa_lib/msim/xil_defaultlib
vmap xpm questa_lib/msim/xpm
vlog -work xil_defaultlib -64 -sv "+incdir+../../../ip/vio_manual_ctrl/hdl/verilog" "+incdir+../../../ip/vio_manual_ctrl/hdl" \
-"/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
vcom -work xpm -64 -93 \
@@ -17,6 +16,7 @@ vcom -work xpm -64 -93 \
vlog -work xil_defaultlib -64 "+incdir+../../../ip/vio_manual_ctrl/hdl/verilog" "+incdir+../../../ip/vio_manual_ctrl/hdl" \
"../../../ip/vio_manual_ctrl/sim/vio_manual_ctrl.v" \
+
vlog -work xil_defaultlib \
"glbl.v"
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/file_info.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/file_info.txt
index f5242d57..0d9ab1d7 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/file_info.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/file_info.txt
@@ -1,4 +1,3 @@
-xpm_cdc.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
vio_manual_ctrl.v,verilog,xil_defaultlib,../../../ip/vio_manual_ctrl/sim/vio_manual_ctrl.v,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/vio_manual_ctrl.sh b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/vio_manual_ctrl.sh
index 760b7daa..678c7c11 100755
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/vio_manual_ctrl.sh
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/questa/vio_manual_ctrl.sh
@@ -9,7 +9,7 @@
# directory, add the library logical mappings in the simulator setup file, create default
# 'do/prj' file, execute compilation, elaboration and simulation steps.
#
-# Generated by Vivado on Wed Apr 19 12:03:35 CST 2023
+# Generated by Vivado on Sun Apr 23 16:18:53 CST 2023
# SW Build 2644227 on Wed Sep 4 09:44:18 MDT 2019
#
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/README.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/README.txt
index 2cc3d67e..f1e61954 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/README.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/README.txt
@@ -4,7 +4,7 @@
# README.txt: Please read the sections below to understand the steps required to
# run the exported script and information about the source files.
#
-# Generated by export_simulation on Wed Apr 19 12:03:35 CST 2023
+# Generated by export_simulation on Sun Apr 23 16:18:53 CST 2023
#
################################################################################
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/compile.do b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/compile.do
index 8710eef1..c4528b78 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/compile.do
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/compile.do
@@ -8,7 +8,6 @@ vmap xil_defaultlib riviera/xil_defaultlib
vmap xpm riviera/xpm
vlog -work xil_defaultlib -sv2k12 "+incdir+../../../ip/vio_manual_ctrl/hdl/verilog" "+incdir+../../../ip/vio_manual_ctrl/hdl" \
-"/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
vcom -work xpm -93 \
@@ -17,6 +16,7 @@ vcom -work xpm -93 \
vlog -work xil_defaultlib -v2k5 "+incdir+../../../ip/vio_manual_ctrl/hdl/verilog" "+incdir+../../../ip/vio_manual_ctrl/hdl" \
"../../../ip/vio_manual_ctrl/sim/vio_manual_ctrl.v" \
+
vlog -work xil_defaultlib \
"glbl.v"
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/file_info.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/file_info.txt
index f5242d57..0d9ab1d7 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/file_info.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/file_info.txt
@@ -1,4 +1,3 @@
-xpm_cdc.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
vio_manual_ctrl.v,verilog,xil_defaultlib,../../../ip/vio_manual_ctrl/sim/vio_manual_ctrl.v,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/vio_manual_ctrl.sh b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/vio_manual_ctrl.sh
index a762810a..7057353c 100755
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/vio_manual_ctrl.sh
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/riviera/vio_manual_ctrl.sh
@@ -9,7 +9,7 @@
# directory, add the library logical mappings in the simulator setup file, create default
# 'do/prj' file, execute compilation, elaboration and simulation steps.
#
-# Generated by Vivado on Wed Apr 19 12:03:35 CST 2023
+# Generated by Vivado on Sun Apr 23 16:18:53 CST 2023
# SW Build 2644227 on Wed Sep 4 09:44:18 MDT 2019
#
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/vcs/README.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/vcs/README.txt
index 2cc3d67e..f1e61954 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/vcs/README.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/vcs/README.txt
@@ -4,7 +4,7 @@
# README.txt: Please read the sections below to understand the steps required to
# run the exported script and information about the source files.
#
-# Generated by export_simulation on Wed Apr 19 12:03:35 CST 2023
+# Generated by export_simulation on Sun Apr 23 16:18:53 CST 2023
#
################################################################################
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/vcs/vio_manual_ctrl.sh b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/vcs/vio_manual_ctrl.sh
index 0f86940b..403c4271 100755
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/vcs/vio_manual_ctrl.sh
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/vcs/vio_manual_ctrl.sh
@@ -9,7 +9,7 @@
# directory, add the library logical mappings in the simulator setup file, create default
# 'do/prj' file, execute compilation, elaboration and simulation steps.
#
-# Generated by Vivado on Wed Apr 19 12:03:35 CST 2023
+# Generated by Vivado on Sun Apr 23 16:18:53 CST 2023
# SW Build 2644227 on Wed Sep 4 09:44:18 MDT 2019
#
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/README.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/README.txt
index a8967b35..ced5c5e1 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/README.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/README.txt
@@ -4,7 +4,7 @@
# README.txt: Please read the sections below to understand the steps required to
# run the exported script and information about the source files.
#
-# Generated by export_simulation on Wed Apr 19 12:03:35 CST 2023
+# Generated by export_simulation on Sun Apr 23 16:18:53 CST 2023
#
################################################################################
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/file_info.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/file_info.txt
index f5242d57..0d9ab1d7 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/file_info.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/file_info.txt
@@ -1,4 +1,3 @@
-xpm_cdc.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
vio_manual_ctrl.v,verilog,xil_defaultlib,../../../ip/vio_manual_ctrl/sim/vio_manual_ctrl.v,incdir="../../../ip/vio_manual_ctrl/hdl/verilog"incdir="../../../ip/vio_manual_ctrl/hdl"
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/run.f b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/run.f
index f65ce74a..e7d20cbc 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/run.f
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/run.f
@@ -1,5 +1,4 @@
-makelib xcelium_lib/xil_defaultlib -sv \
- "/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/vio_manual_ctrl.sh b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/vio_manual_ctrl.sh
index d9258930..15534909 100755
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/vio_manual_ctrl.sh
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xcelium/vio_manual_ctrl.sh
@@ -9,7 +9,7 @@
# directory, add the library logical mappings in the simulator setup file, create default
# 'do/prj' file, execute compilation, elaboration and simulation steps.
#
-# Generated by Vivado on Wed Apr 19 12:03:35 CST 2023
+# Generated by Vivado on Sun Apr 23 16:18:53 CST 2023
# SW Build 2644227 on Wed Sep 4 09:44:18 MDT 2019
#
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xsim/README.txt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xsim/README.txt
index 2cc3d67e..f1e61954 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xsim/README.txt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xsim/README.txt
@@ -4,7 +4,7 @@
# README.txt: Please read the sections below to understand the steps required to
# run the exported script and information about the source files.
#
-# Generated by export_simulation on Wed Apr 19 12:03:35 CST 2023
+# Generated by export_simulation on Sun Apr 23 16:18:53 CST 2023
#
################################################################################
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xsim/vio_manual_ctrl.sh b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xsim/vio_manual_ctrl.sh
index 94d6a51c..450ff7df 100755
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xsim/vio_manual_ctrl.sh
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/ip_user_files/sim_scripts/vio_manual_ctrl/xsim/vio_manual_ctrl.sh
@@ -9,7 +9,7 @@
# directory, add the library logical mappings in the simulator setup file, create default
# 'do/prj' file, execute compilation, elaboration and simulation steps.
#
-# Generated by Vivado on Wed Apr 19 12:03:35 CST 2023
+# Generated by Vivado on Sun Apr 23 16:18:53 CST 2023
# SW Build 2644227 on Wed Sep 4 09:44:18 MDT 2019
#
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/1f2022300f50ed09.xci b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/1f2022300f50ed09.xci
new file mode 100644
index 00000000..32b6da74
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/1f2022300f50ed09.xci
@@ -0,0 +1,810 @@
+
+
+ xilinx.com
+ ipcache
+ 1f2022300f50ed09
+ 0
+
+
+ vio_manual_ctrl
+
+
+ 100000000
+ 0
+ 1
+ 0
+ 6
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 1
+ 0x2
+ 2
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 32
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x3
+ 2
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 4
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x1
+ 3
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x1
+ 3
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x0
+ 1
+ 0x1
+ 4
+ vio_manual_ctrl
+ kintex7
+ xc7k410t
+ ffg900
+ VERILOG
+
+ -2
+
+
+ TRUE
+ TRUE
+ 1f2022300f50ed09
+ 9a10a187
+ 14
+ IP_Unknown
+ 20
+ TRUE
+ .
+
+ .
+ 2019.1.3
+ GLOBAL
+
+
+
+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl.dcp b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl.dcp
new file mode 100644
index 00000000..be7681a2
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl.dcp
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:85b96f3fd48d5a53bc6c64876c2fb42b53c830f62affbc15338b20705ac160ba
+size 145700
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_sim_netlist.v b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_sim_netlist.v
new file mode 100755
index 00000000..77a7be9b
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_sim_netlist.v
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:2002d4c2e7161f8ea1d24180209085e1e4ac8c5bd001afdf89beae2eef71892d
+size 355776
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_sim_netlist.vhdl b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_sim_netlist.vhdl
new file mode 100755
index 00000000..62c9ef2b
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_sim_netlist.vhdl
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:81700c7abcabe9e1196d4daaebd86490cb631f37731aa964bb1a29c63a8450bf
+size 672342
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_stub.v b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_stub.v
new file mode 100755
index 00000000..5c5bbb6e
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_stub.v
@@ -0,0 +1,27 @@
+// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+// --------------------------------------------------------------------------------
+// Tool Version: Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep 4 09:44:18 MDT 2019
+// Date : Sun Apr 23 16:19:11 2023
+// Host : JOSH-ASUS-Z690 running 64-bit Ubuntu 20.04.6 LTS
+// Command : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
+// decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vio_manual_ctrl_stub.v
+// Design : vio_manual_ctrl
+// Purpose : Stub declaration of top-level module interface
+// Device : xc7k410tffg900-2
+// --------------------------------------------------------------------------------
+
+// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
+// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
+// Please paste the declaration into a Verilog source file or add the file as an additional source.
+(* X_CORE_INFO = "vio,Vivado 2019.1.3" *)
+module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, probe_out0, probe_out1, probe_out2,
+ probe_out3, probe_out4, probe_out5)
+/* synthesis syn_black_box black_box_pad_pin="clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0],probe_out5[0:0]" */;
+ input clk;
+ output [1:0]probe_out0;
+ output [0:0]probe_out1;
+ output [31:0]probe_out2;
+ output [1:0]probe_out3;
+ output [3:0]probe_out4;
+ output [0:0]probe_out5;
+endmodule
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_stub.vhdl b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_stub.vhdl
new file mode 100755
index 00000000..22df82f3
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip/2019.1.3/1f2022300f50ed09/vio_manual_ctrl_stub.vhdl
@@ -0,0 +1,36 @@
+-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+-- --------------------------------------------------------------------------------
+-- Tool Version: Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep 4 09:44:18 MDT 2019
+-- Date : Sun Apr 23 16:19:11 2023
+-- Host : JOSH-ASUS-Z690 running 64-bit Ubuntu 20.04.6 LTS
+-- Command : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
+-- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vio_manual_ctrl_stub.vhdl
+-- Design : vio_manual_ctrl
+-- Purpose : Stub declaration of top-level module interface
+-- Device : xc7k410tffg900-2
+-- --------------------------------------------------------------------------------
+library IEEE;
+use IEEE.STD_LOGIC_1164.ALL;
+
+entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
+ Port (
+ clk : in STD_LOGIC;
+ probe_out0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
+ probe_out1 : out STD_LOGIC_VECTOR ( 0 to 0 );
+ probe_out2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
+ probe_out3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
+ probe_out4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
+ probe_out5 : out STD_LOGIC_VECTOR ( 0 to 0 )
+ );
+
+end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;
+
+architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
+attribute syn_black_box : boolean;
+attribute black_box_pad_pin : string;
+attribute syn_black_box of stub : architecture is true;
+attribute black_box_pad_pin of stub : architecture is "clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0],probe_out5[0:0]";
+attribute X_CORE_INFO : string;
+attribute X_CORE_INFO of stub : architecture is "vio,Vivado 2019.1.3";
+begin
+end;
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/gui_handlers.wdf b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/gui_handlers.wdf
index f2506efc..c7815ad5 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/gui_handlers.wdf
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/gui_handlers.wdf
@@ -1,10 +1,10 @@
version:1
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f63616e63656c:37:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:3236:00:00
+70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:3237:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7079697068616e646c65725f64657374696e6174696f6e5f69705f6e616d65:33:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265747265657461626c6570616e656c5f636f72655f747265655f7461626c65:34:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:65787072756e7472656570616e656c5f6578705f72756e5f747265655f7461626c65:39:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:3936:00:00
+70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:3938:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:67657474696e6773746172746564766965775f6d616e6167655f6970:32:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:67657474696e6773746172746564766965775f73746172745f7573696e675f76697661646f5f776974685f69705f636174616c6f67:31:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6861636763636f6566696c657769646765745f62726f777365:31:00:00
@@ -21,8 +21,8 @@ version:1
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f67656e65726174655f636f6d706f736974655f66696c65:32:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6f70656e5f69705f6c6f636174696f6e:31:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:72656d6f7665736f75726365736469616c6f675f616c736f5f64656c657465:36:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73696d706c656f757470757470726f647563746469616c6f675f67656e65726174655f6f75747075745f70726f64756374735f696d6d6564696174656c79:3133:00:00
+70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73696d706c656f757470757470726f647563746469616c6f675f67656e65726174655f6f75747075745f70726f64756374735f696d6d6564696174656c79:3134:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73726363686f6f73657270616e656c5f6164645f636f6e666967757261626c655f69705f66696c6573:34:00:00
70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7372636d656e755f69705f646f63756d656e746174696f6e:34:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73796e7468657469636167657474696e6773746172746564766965775f726563656e745f69705f6c6f636174696f6e73:38:00:00
-eof:3455921738
+70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73796e7468657469636167657474696e6773746172746564766965775f726563656e745f69705f6c6f636174696f6e73:39:00:00
+eof:2105222180
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/java_command_handlers.wdf b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/java_command_handlers.wdf
index 1b873048..33bcc252 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/java_command_handlers.wdf
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/java_command_handlers.wdf
@@ -7,6 +7,6 @@ version:1
70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6d616e616765636f6d706f7369746574617267657473:32:00:00
70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6e657769706c6f636174696f6e68616e646c6572:31:00:00
70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e69706c6f636174696f6e68616e646c6572:31:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726576696f7573697068616e646c6572:38:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:7265637573746f6d697a65636f7265:3137:00:00
-eof:1929395292
+70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726576696f7573697068616e646c6572:39:00:00
+70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:7265637573746f6d697a65636f7265:3138:00:00
+eof:1345509862
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/project.wpc b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/project.wpc
index ccef59f4..4e6ebcf8 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/project.wpc
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/project.wpc
@@ -1,3 +1,3 @@
version:1
-6d6f64655f636f756e7465727c4755494d6f6465:9
+6d6f64655f636f756e7465727c4755494d6f6465:10
eof:
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/synthesis.wdf b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/synthesis.wdf
index 7a2206ae..c199495b 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/synthesis.wdf
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/synthesis.wdf
@@ -1,7 +1,7 @@
version:1
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d70617274:7863376b343130746666673930302d32:00:00
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e616d65:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d746f70:696c615f72785f7072655f737973:00:00
+73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d746f70:76696f5f6d616e75616c5f6374726c:00:00
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d696e636c7564655f64697273:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d67656e65726963:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d766572696c6f675f646566696e65:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
@@ -33,7 +33,7 @@ version:1
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d617373657274:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e6f5f74696d696e675f64726976656e:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73666375:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a353873:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:323331372e3630394d42:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:3839392e3231354d42:00:00
-eof:2246763269
+73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a313073:00:00
+73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:323037392e3638344d42:00:00
+73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:3637362e3830314d42:00:00
+eof:3750586285
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/webtalk_pa.xml b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/webtalk_pa.xml
index e6f981bc..5c1a9ff6 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/webtalk_pa.xml
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt/webtalk_pa.xml
@@ -3,7 +3,7 @@
-
+
@@ -25,16 +25,16 @@ This means code written to parse this file will need to be revisited each subseq
-
-
+
+
-
-
+
-
+
@@ -51,15 +51,15 @@ This means code written to parse this file will need to be revisited each subseq
-
+
-
+
-
-
+
-
+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/.jobs/vrs_config_12.xml b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/.jobs/vrs_config_12.xml
new file mode 100644
index 00000000..78e31a19
--- /dev/null
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/.jobs/vrs_config_12.xml
@@ -0,0 +1,8 @@
+
+
+
+
+
+
+
+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/rom_hop_data_synth_1/gen_run.xml b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/rom_hop_data_synth_1/gen_run.xml
index c5bda25b..cb43132a 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/rom_hop_data_synth_1/gen_run.xml
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/rom_hop_data_synth_1/gen_run.xml
@@ -1,7 +1,7 @@
-
+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_hop_synth_1/gen_run.xml b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_hop_synth_1/gen_run.xml
index 1822c528..1151cb63 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_hop_synth_1/gen_run.xml
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_hop_synth_1/gen_run.xml
@@ -1,7 +1,7 @@
-
+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/.vivado.begin.rst b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/.vivado.begin.rst
index e79ea38a..98aca3b5 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/.vivado.begin.rst
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/.vivado.begin.rst
@@ -1,5 +1,5 @@
-
+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/gen_run.xml b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/gen_run.xml
index 04497055..fec7bef0 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/gen_run.xml
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/gen_run.xml
@@ -1,20 +1,23 @@
-
-
-
+
+
+
-
+
+
+
+
-
+
-
+
@@ -27,14 +30,14 @@
-
+
-
+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/project.wdf b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/project.wdf
index 96dd836c..041072b4 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/project.wdf
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/project.wdf
@@ -1,5 +1,5 @@
version:1
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:37:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
@@ -13,11 +13,9 @@ version:1
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:566572696c6f67:00:00
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f63616c:636f72655f636f6e7461696e6572:74727565:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c696c615f76365f325f395c696c615f72785f707265:636f72655f636f6e7461696e6572:74727565:00:00
70726f6a656374:69705f636f72655f636f6e7461696e65725c626c6b5f6d656d5f67656e5f76385f345f335c726f6d5f686f705f64617461:636f72655f636f6e7461696e6572:74727565:00:00
70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f63616c:636f72655f636f6e7461696e6572:74727565:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f636c6b5f6c645f7264:636f72655f636f6e7461696e6572:74727565:00:00
+70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f686f70:636f72655f636f6e7461696e6572:74727565:00:00
70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32305c76696f5f6d616e75616c5f6374726c:636f72655f636f6e7461696e6572:74727565:00:00
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
@@ -26,12 +24,12 @@ version:1
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:3130:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:3130:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:3130:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:3130:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:3130:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:3130:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:3130:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:3138:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:3138:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:3138:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:3138:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:3138:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:3138:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:3138:00:00
5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3966393835363732626435303431393139633038356339623061353561633562:506172656e742050412070726f6a656374204944:00
-eof:4104132677
+eof:42320968
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.dcp b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.dcp
index de371a0d..1c6f8881 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.dcp
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.dcp
@@ -1,3 +1,3 @@
version https://git-lfs.github.com/spec/v1
-oid sha256:bb492a9cc911e5684d7d097ca4507bab54f6c07c61420e038d896b45fbc5c8f0
-size 144603
+oid sha256:7b2ce454d454de2ef11bb32b57ee3941db582464be46a75cdabb91dd223093e8
+size 145880
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.tcl b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.tcl
index 6970ee5f..96324412 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.tcl
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.tcl
@@ -29,7 +29,7 @@ set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/wt [current_project]
set_property parent.project_path /home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.xpr [current_project]
-set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
+set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.cache/ip [current_project]
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.vds b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.vds
index dba5b833..33ae8f5d 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.vds
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.vds
@@ -2,8 +2,8 @@
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep 4 09:44:18 MDT 2019
# IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019
-# Start of session at: Wed Apr 19 12:03:36 2023
-# Process ID: 1955932
+# Start of session at: Sun Apr 23 16:18:54 2023
+# Process ID: 2442123
# Current directory: /home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1
# Command line: vivado -log vio_manual_ctrl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vio_manual_ctrl.tcl
# Log file: /home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.vds
@@ -16,13 +16,31 @@ Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: Launching helper process for spawning children vivado processes
-INFO: Helper process launched with PID 1956171
+INFO: Helper process launched with PID 2442459
---------------------------------------------------------------------------------
-Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1829.438 ; gain = 152.719 ; free physical = 2454 ; free virtual = 42839
+Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1829.402 ; gain = 152.688 ; free physical = 11602 ; free virtual = 32278
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vio_manual_ctrl' [/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl/synth/vio_manual_ctrl.v:59]
-WARNING: [Synth 8-3848] Net sl_iport0 in module/entity vio_manual_ctrl does not have driver. [/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl/synth/vio_manual_ctrl.v:79]
+WARNING: [Synth 8-3848] Net sl_iport0 in module/entity vio_manual_ctrl does not have driver. [/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl/synth/vio_manual_ctrl.v:81]
INFO: [Synth 8-6155] done synthesizing module 'vio_manual_ctrl' (7#1) [/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl/synth/vio_manual_ctrl.v:59]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_rst
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Read
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[15]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[14]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[13]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[12]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[11]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[10]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[9]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[8]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[7]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[6]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[5]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[4]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[3]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[2]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[1]
+WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Internal_cnt_rst
WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized3 has unconnected port Bus_rst
WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized3 has unconnected port Read
WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized3 has unconnected port Bus_Data_in[15]
@@ -56,24 +74,6 @@ WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized2 has unc
WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized2 has unconnected port Bus_Data_in[2]
WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized2 has unconnected port Internal_cnt_rst
WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized1 has unconnected port Bus_rst
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_rst
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Read
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[15]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[14]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[13]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[12]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[11]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[10]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[9]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[8]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[7]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[6]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[5]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[4]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[3]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[2]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Bus_Data_in[1]
-WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one__parameterized0 has unconnected port Internal_cnt_rst
WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one has unconnected port Bus_rst
WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one has unconnected port Read
WARNING: [Synth 8-3331] design vio_v3_0_20_probe_out_one has unconnected port Bus_Data_in[15]
@@ -125,7 +125,7 @@ WARNING: [Synth 8-3331] design vio_v3_0_20_vio has unconnected port probe_in30[0
WARNING: [Synth 8-3331] design vio_v3_0_20_vio has unconnected port probe_in31[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
-Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1892.125 ; gain = 215.406 ; free physical = 2480 ; free virtual = 42873
+Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1892.121 ; gain = 215.406 ; free physical = 11540 ; free virtual = 32237
---------------------------------------------------------------------------------
Report Check Netlist:
@@ -138,10 +138,10 @@ Report Check Netlist:
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.094 ; gain = 218.375 ; free physical = 2481 ; free virtual = 42874
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.090 ; gain = 218.375 ; free physical = 11539 ; free virtual = 32236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.094 ; gain = 218.375 ; free physical = 2481 ; free virtual = 42874
+Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.090 ; gain = 218.375 ; free physical = 11539 ; free virtual = 32236
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
@@ -153,29 +153,29 @@ Parsing XDC File [/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal
Finished Parsing XDC File [/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl/vio_manual_ctrl.xdc]
Completed Processing XDC Constraints
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.750 ; gain = 0.000 ; free physical = 2365 ; free virtual = 42776
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.746 ; gain = 0.000 ; free physical = 11494 ; free virtual = 32200
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
-Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2074.688 ; gain = 5.938 ; free physical = 2366 ; free virtual = 42776
+Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2079.684 ; gain = 6.938 ; free physical = 11494 ; free virtual = 32200
---------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2420 ; free virtual = 42846
+Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 11546 ; free virtual = 32249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffg900-2
---------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2420 ; free virtual = 42846
+Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 11546 ; free virtual = 32249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2418 ; free virtual = 42847
+Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 11546 ; free virtual = 32249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2391 ; free virtual = 42827
+Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 11540 ; free virtual = 32244
---------------------------------------------------------------------------------
Report RTL Partitions:
@@ -192,18 +192,18 @@ Detailed RTL Component Info :
+---Registers :
128 Bit Registers := 1
32 Bit Registers := 1
- 16 Bit Registers := 13
+ 16 Bit Registers := 14
9 Bit Registers := 1
7 Bit Registers := 1
5 Bit Registers := 1
4 Bit Registers := 1
3 Bit Registers := 3
2 Bit Registers := 4
- 1 Bit Registers := 18
+ 1 Bit Registers := 20
+---Muxes :
2 Input 16 Bit Muxes := 3
3 Input 9 Bit Muxes := 1
- 2 Input 1 Bit Muxes := 10
+ 2 Input 1 Bit Muxes := 11
---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------
@@ -254,7 +254,7 @@ Detailed RTL Component Info :
+---Registers :
16 Bit Registers := 1
3 Bit Registers := 1
- 1 Bit Registers := 7
+ 1 Bit Registers := 8
+---Muxes :
2 Input 1 Bit Muxes := 2
Module vio_v3_0_20_probe_width
@@ -306,57 +306,72 @@ Finished Part Resource Summary
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[1]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[1]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[2]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[2]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[2]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[2]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[2]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[3]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[3]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[3]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[4]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[4]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[4]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[4]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[5]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[5]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[5]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[5]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[5]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[5]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[6]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[6]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[6]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[6]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[6]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[6]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[7]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[7]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[7]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[7]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[7]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[7]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[8]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[8]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[8]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[8]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[8]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[8]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[9]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[9]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[9]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[9]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[9]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[9]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[10]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[10]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[10]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[10]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[10]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[10]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[11]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[11]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[11]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[11]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[11]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[11]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[12]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[12]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[12]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[12]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[12]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[12]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[13]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[13]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[13]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[13]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[13]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[13]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[14]'
+INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[14]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[14]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[14]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[14]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[14]' (FDRE) to 'inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[15]'
+INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[15] )
@@ -368,7 +383,7 @@ INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_WIDTH_INST/probe_width_int
INFO: [Synth 8-3886] merging instance 'inst/PROBE_OUT_WIDTH_INST/probe_width_int_reg[6]' (FD) to 'inst/PROBE_OUT_WIDTH_INST/probe_width_int_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\PROBE_OUT_WIDTH_INST/probe_width_int_reg[7] )
---------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2375 ; free virtual = 42822
+Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 11527 ; free virtual = 32234
---------------------------------------------------------------------------------
Report RTL Partitions:
@@ -380,13 +395,13 @@ Report RTL Partitions:
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2202 ; free virtual = 42669
+Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10722 ; free virtual = 31560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2202 ; free virtual = 42669
+Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10720 ; free virtual = 31558
---------------------------------------------------------------------------------
Report RTL Partitions:
@@ -398,7 +413,7 @@ Report RTL Partitions:
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2199 ; free virtual = 42665
+Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10706 ; free virtual = 31545
---------------------------------------------------------------------------------
Report RTL Partitions:
@@ -459,7 +474,7 @@ WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2206 ; free virtual = 42674
+Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10614 ; free virtual = 31452
---------------------------------------------------------------------------------
Report Check Netlist:
@@ -472,7 +487,7 @@ Report Check Netlist:
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2206 ; free virtual = 42674
+Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10613 ; free virtual = 31452
---------------------------------------------------------------------------------
Report RTL Partitions:
@@ -484,25 +499,25 @@ Report RTL Partitions:
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2206 ; free virtual = 42674
+Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10612 ; free virtual = 31451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2206 ; free virtual = 42674
+Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10612 ; free virtual = 31450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2206 ; free virtual = 42674
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10611 ; free virtual = 31449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2206 ; free virtual = 42674
+Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10610 ; free virtual = 31449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
@@ -519,57 +534,58 @@ Report Cell Usage:
| |Cell |Count |
+------+-----+------+
|1 |LUT2 | 7|
-|2 |LUT3 | 58|
-|3 |LUT4 | 10|
-|4 |LUT5 | 26|
-|5 |LUT6 | 81|
-|6 |FDRE | 348|
+|2 |LUT3 | 57|
+|3 |LUT4 | 11|
+|4 |LUT5 | 27|
+|5 |LUT6 | 82|
+|6 |FDRE | 351|
|7 |FDSE | 6|
+------+-----+------+
Report Instance Areas:
-+------+---------------------------------------+------------------------------------------+------+
-| |Instance |Module |Cells |
-+------+---------------------------------------+------------------------------------------+------+
-|1 |top | | 536|
-|2 | inst |vio_v3_0_20_vio | 536|
-|3 | U_XSDB_SLAVE |xsdbs_v1_0_2_xsdbs | 248|
-|4 | DECODER_INST |vio_v3_0_20_decoder | 82|
-|5 | PROBE_OUT_ALL_INST |vio_v3_0_20_probe_out_all | 180|
-|6 | \G_PROBE_OUT[0].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one | 6|
-|7 | \G_PROBE_OUT[1].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one__parameterized0 | 3|
-|8 | \G_PROBE_OUT[2].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one__parameterized1 | 104|
-|9 | \G_PROBE_OUT[3].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one__parameterized2 | 6|
-|10 | \G_PROBE_OUT[4].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one__parameterized3 | 8|
-|11 | PROBE_OUT_WIDTH_INST |vio_v3_0_20_probe_width | 10|
-+------+---------------------------------------+------------------------------------------+------+
++------+---------------------------------------+--------------------------------------------+------+
+| |Instance |Module |Cells |
++------+---------------------------------------+--------------------------------------------+------+
+|1 |top | | 541|
+|2 | inst |vio_v3_0_20_vio | 541|
+|3 | U_XSDB_SLAVE |xsdbs_v1_0_2_xsdbs | 248|
+|4 | DECODER_INST |vio_v3_0_20_decoder | 82|
+|5 | PROBE_OUT_ALL_INST |vio_v3_0_20_probe_out_all | 185|
+|6 | \G_PROBE_OUT[0].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one | 6|
+|7 | \G_PROBE_OUT[1].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one__parameterized0 | 3|
+|8 | \G_PROBE_OUT[2].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one__parameterized1 | 104|
+|9 | \G_PROBE_OUT[3].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one__parameterized2 | 6|
+|10 | \G_PROBE_OUT[4].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one__parameterized3 | 8|
+|11 | \G_PROBE_OUT[5].PROBE_OUT0_INST |vio_v3_0_20_probe_out_one__parameterized0_0 | 3|
+|12 | PROBE_OUT_WIDTH_INST |vio_v3_0_20_probe_width | 10|
++------+---------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2206 ; free virtual = 42674
+Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10610 ; free virtual = 31449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 293 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.688 ; gain = 218.375 ; free physical = 2254 ; free virtual = 42730
-Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.688 ; gain = 397.969 ; free physical = 2256 ; free virtual = 42731
+Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.684 ; gain = 218.375 ; free physical = 10655 ; free virtual = 31494
+Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.684 ; gain = 402.969 ; free physical = 10655 ; free virtual = 31494
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2074.688 ; gain = 0.000 ; free physical = 2203 ; free virtual = 42682
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.684 ; gain = 0.000 ; free physical = 10505 ; free virtual = 31348
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
INFO: [Common 17-83] Releasing license: Synthesis
-73 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
+88 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2074.688 ; gain = 675.770 ; free physical = 2296 ; free virtual = 42774
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2074.688 ; gain = 0.000 ; free physical = 2296 ; free virtual = 42774
+synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2079.684 ; gain = 680.770 ; free physical = 10592 ; free virtual = 31436
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.684 ; gain = 0.000 ; free physical = 10592 ; free virtual = 31435
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
-INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vio_manual_ctrl, cache-ID = f95fe35d68f7828e
-INFO: [Coretcl 2-1174] Renamed 10 cell refs.
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.699 ; gain = 0.000 ; free physical = 2299 ; free virtual = 42780
+INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vio_manual_ctrl, cache-ID = 1f2022300f50ed09
+INFO: [Coretcl 2-1174] Renamed 11 cell refs.
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2103.695 ; gain = 0.000 ; free physical = 10459 ; free virtual = 31304
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vio_manual_ctrl_utilization_synth.rpt -pb vio_manual_ctrl_utilization_synth.pb
-INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 12:03:53 2023...
+INFO: [Common 17-206] Exiting Vivado at Sun Apr 23 16:19:12 2023...
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_sim_netlist.v b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_sim_netlist.v
index 44d0af55..fd04dbe0 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_sim_netlist.v
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_sim_netlist.v
@@ -1,3 +1,3 @@
version https://git-lfs.github.com/spec/v1
-oid sha256:1ef789b139dd21314f2f64ed27ffe456fe9f3780bffc1b839629a84a6d76d369
-size 352468
+oid sha256:a01fafc69a1a3ba5410b7a42027cc78e47f5b15cfdae5003802be620f113aeb6
+size 355493
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_sim_netlist.vhdl b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_sim_netlist.vhdl
index 88e89736..b34a8cc6 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_sim_netlist.vhdl
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_sim_netlist.vhdl
@@ -1,3 +1,3 @@
version https://git-lfs.github.com/spec/v1
-oid sha256:60f900616e80d391d0f1ca17c739ffeb62b08557d1f784a2224cbc94a84eb147
-size 633949
+oid sha256:824bcac0396eea134efa41f3102c915ef47b199e1c4072d91d827c19f22fc999
+size 637257
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.v b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.v
index 34b2261b..a1f4f379 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.v
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.v
@@ -1,7 +1,7 @@
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep 4 09:44:18 MDT 2019
-// Date : Wed Apr 19 12:03:53 2023
+// Date : Sun Apr 23 16:19:11 2023
// Host : JOSH-ASUS-Z690 running 64-bit Ubuntu 20.04.6 LTS
// Command : write_verilog -force -mode synth_stub
// /home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.v
@@ -15,12 +15,13 @@
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "vio,Vivado 2019.1.3" *)
module vio_manual_ctrl(clk, probe_out0, probe_out1, probe_out2,
- probe_out3, probe_out4)
-/* synthesis syn_black_box black_box_pad_pin="clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0]" */;
+ probe_out3, probe_out4, probe_out5)
+/* synthesis syn_black_box black_box_pad_pin="clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0],probe_out5[0:0]" */;
input clk;
output [1:0]probe_out0;
output [0:0]probe_out1;
output [31:0]probe_out2;
output [1:0]probe_out3;
output [3:0]probe_out4;
+ output [0:0]probe_out5;
endmodule
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.vhdl b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.vhdl
index 087749f8..20780871 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.vhdl
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.vhdl
@@ -1,7 +1,7 @@
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep 4 09:44:18 MDT 2019
--- Date : Wed Apr 19 12:03:53 2023
+-- Date : Sun Apr 23 16:19:11 2023
-- Host : JOSH-ASUS-Z690 running 64-bit Ubuntu 20.04.6 LTS
-- Command : write_vhdl -force -mode synth_stub
-- /home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_stub.vhdl
@@ -19,7 +19,8 @@ entity vio_manual_ctrl is
probe_out1 : out STD_LOGIC_VECTOR ( 0 to 0 );
probe_out2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
probe_out3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
- probe_out4 : out STD_LOGIC_VECTOR ( 3 downto 0 )
+ probe_out4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
+ probe_out5 : out STD_LOGIC_VECTOR ( 0 to 0 )
);
end vio_manual_ctrl;
@@ -28,7 +29,7 @@ architecture stub of vio_manual_ctrl is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
-attribute black_box_pad_pin of stub : architecture is "clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0]";
+attribute black_box_pad_pin of stub : architecture is "clk,probe_out0[1:0],probe_out1[0:0],probe_out2[31:0],probe_out3[1:0],probe_out4[3:0],probe_out5[0:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "vio,Vivado 2019.1.3";
begin
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_utilization_synth.pb b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_utilization_synth.pb
index 37765f1c..0f4c8633 100644
Binary files a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_utilization_synth.pb and b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_utilization_synth.pb differ
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_utilization_synth.rpt b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_utilization_synth.rpt
index b4109c80..a92c3eae 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_utilization_synth.rpt
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vio_manual_ctrl_utilization_synth.rpt
@@ -1,7 +1,7 @@
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep 4 09:44:18 MDT 2019
-| Date : Wed Apr 19 12:03:53 2023
+| Date : Sun Apr 23 16:19:11 2023
| Host : JOSH-ASUS-Z690 running 64-bit Ubuntu 20.04.6 LTS
| Command : report_utilization -file vio_manual_ctrl_utilization_synth.rpt -pb vio_manual_ctrl_utilization_synth.pb
| Design : vio_manual_ctrl
@@ -30,11 +30,11 @@ Table of Contents
+-------------------------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
-| Slice LUTs* | 150 | 0 | 254200 | 0.06 |
-| LUT as Logic | 150 | 0 | 254200 | 0.06 |
+| Slice LUTs* | 153 | 0 | 254200 | 0.06 |
+| LUT as Logic | 153 | 0 | 254200 | 0.06 |
| LUT as Memory | 0 | 0 | 90600 | 0.00 |
-| Slice Registers | 354 | 0 | 508400 | 0.07 |
-| Register as Flip Flop | 354 | 0 | 508400 | 0.07 |
+| Slice Registers | 357 | 0 | 508400 | 0.07 |
+| Register as Flip Flop | 357 | 0 | 508400 | 0.07 |
| Register as Latch | 0 | 0 | 508400 | 0.00 |
| F7 Muxes | 0 | 0 | 127100 | 0.00 |
| F8 Muxes | 0 | 0 | 63550 | 0.00 |
@@ -57,7 +57,7 @@ Table of Contents
| 0 | Yes | - | Set |
| 0 | Yes | - | Reset |
| 6 | Yes | Set | - |
-| 348 | Yes | Reset | - |
+| 351 | Yes | Reset | - |
+-------+--------------+-------------+--------------+
@@ -151,11 +151,11 @@ Table of Contents
+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
-| FDRE | 348 | Flop & Latch |
-| LUT6 | 81 | LUT |
-| LUT3 | 58 | LUT |
-| LUT5 | 26 | LUT |
-| LUT4 | 10 | LUT |
+| FDRE | 351 | Flop & Latch |
+| LUT6 | 82 | LUT |
+| LUT3 | 57 | LUT |
+| LUT5 | 27 | LUT |
+| LUT4 | 11 | LUT |
| LUT2 | 7 | LUT |
| FDSE | 6 | Flop & Latch |
+----------+------+---------------------+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vivado.pb b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vivado.pb
index 599cdcf3..eec173a7 100644
Binary files a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vivado.pb and b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.runs/vio_manual_ctrl_synth_1/vivado.pb differ
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.xpr b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.xpr
index d04b7bb5..e28838c2 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.xpr
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/managed_ip_project/managed_ip_project.xpr
@@ -39,13 +39,13 @@
-
-
-
-
-
-
-
+
+
+
+
+
+
+
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl.xcix b/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl.xcix
index 9588dada..4714d726 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl.xcix
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl.xcix
@@ -1,3 +1,3 @@
version https://git-lfs.github.com/spec/v1
-oid sha256:9dc7eb2f48d8d32a5c97f47f18a5dbfa0caba47a559483c5c6c0f9ff40f5f1e6
-size 720700
+oid sha256:1c0d0c93f4dcdda250ab0938f0f71e958a56e6e947551856a562bb8f549a65ec
+size 723033
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/project.tcl b/projects/dl814_k7/dl814_k7_cal_coarse/project.tcl
index af4b0f2c..e0cf9005 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/project.tcl
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/project.tcl
@@ -3,7 +3,7 @@
#
# project.tcl: Tcl script for re-creating project 'project'
#
-# Generated by Vivado on Wed Apr 19 21:06:57 CST 2023
+# Generated by Vivado on Mon Apr 24 11:12:47 CST 2023
# IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
@@ -32,8 +32,8 @@
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/rx_pre_process/ila_rx_pre_ant/ila_rx_pre_ant.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/rx_pre_process/ila_rx_pre_sys/ila_rx_pre_sys.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/rx_pre_process/ila_cal/ila_cal.xci"
-# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/basic_driver/ila_8x12_2x30_8192/ila_8x12_2x30_8192.xci"
-# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/basic_driver/ila_2x12x1024/ila_2x12x1024.xci"
+# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/basic_driver/ila_8x12_2x30_131072/ila_8x12_2x30_131072.xci"
+# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/basic_driver/ila_2x12x131072/ila_2x12x131072.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/ant_rf_interface/vio_rf_rd/vio_rf_rd.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/ant_rf_interface/ila_AntCtrl/ila_AntCtrl.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/ant_rf_interface/ila_rfcontrl/ila_rfcontrl.xci"
@@ -217,16 +217,15 @@ set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_use
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "target_simulator" -value "VCS" -objects $obj
-set_property -name "webtalk.activehdl_export_sim" -value "87" -objects $obj
-set_property -name "webtalk.ies_export_sim" -value "87" -objects $obj
-set_property -name "webtalk.modelsim_export_sim" -value "87" -objects $obj
+set_property -name "webtalk.activehdl_export_sim" -value "89" -objects $obj
+set_property -name "webtalk.ies_export_sim" -value "89" -objects $obj
+set_property -name "webtalk.modelsim_export_sim" -value "89" -objects $obj
set_property -name "webtalk.modelsim_launch_sim" -value "2" -objects $obj
-set_property -name "webtalk.questa_export_sim" -value "87" -objects $obj
-set_property -name "webtalk.riviera_export_sim" -value "87" -objects $obj
-set_property -name "webtalk.vcs_export_sim" -value "87" -objects $obj
+set_property -name "webtalk.questa_export_sim" -value "89" -objects $obj
+set_property -name "webtalk.riviera_export_sim" -value "89" -objects $obj
+set_property -name "webtalk.vcs_export_sim" -value "89" -objects $obj
set_property -name "webtalk.vcs_launch_sim" -value "69" -objects $obj
-set_property -name "webtalk.xcelium_export_sim" -value "10" -objects $obj
-set_property -name "webtalk.xsim_export_sim" -value "87" -objects $obj
+set_property -name "webtalk.xsim_export_sim" -value "89" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj
# Create 'sources_1' fileset (if not found)
@@ -249,8 +248,8 @@ set files [list \
[file normalize "${origin_dir}/../common_ip/rx_pre_process/ila_rx_pre_ant/ila_rx_pre_ant.xci"] \
[file normalize "${origin_dir}/../common_ip/rx_pre_process/ila_rx_pre_sys/ila_rx_pre_sys.xci"] \
[file normalize "${origin_dir}/../common_ip/rx_pre_process/ila_cal/ila_cal.xci"] \
- [file normalize "${origin_dir}/../common_ip/basic_driver/ila_8x12_2x30_8192/ila_8x12_2x30_8192.xci"] \
- [file normalize "${origin_dir}/../common_ip/basic_driver/ila_2x12x1024/ila_2x12x1024.xci"] \
+ [file normalize "${origin_dir}/../common_ip/basic_driver/ila_8x12_2x30_131072/ila_8x12_2x30_131072.xci"] \
+ [file normalize "${origin_dir}/../common_ip/basic_driver/ila_2x12x131072/ila_2x12x131072.xci"] \
[file normalize "${origin_dir}/../common_ip/ant_rf_interface/vio_rf_rd/vio_rf_rd.xci"] \
[file normalize "${origin_dir}/../common_ip/ant_rf_interface/ila_AntCtrl/ila_AntCtrl.xci"] \
[file normalize "${origin_dir}/../common_ip/ant_rf_interface/ila_rfcontrl/ila_rfcontrl.xci"] \
@@ -370,7 +369,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
-set file "$origin_dir/../common_ip/basic_driver/ila_8x12_2x30_8192/ila_8x12_2x30_8192.xci"
+set file "$origin_dir/../common_ip/basic_driver/ila_8x12_2x30_131072/ila_8x12_2x30_131072.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -379,7 +378,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
-set file "$origin_dir/../common_ip/basic_driver/ila_2x12x1024/ila_2x12x1024.xci"
+set file "$origin_dir/../common_ip/basic_driver/ila_2x12x131072/ila_2x12x131072.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/debug_nets.ltx b/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/debug_nets.ltx
index c594f69c..0f56a60d 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/debug_nets.ltx
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/debug_nets.ltx
@@ -859,11 +859,11 @@
"subnets": [
{
"name": "curr_state[1]",
- "parentNetId": 15
+ "parentNetId": 174
},
{
"name": "curr_state[0]",
- "parentNetId": 16
+ "parentNetId": 175
}
]
}
@@ -4541,6 +4541,22 @@
]
}
]
+ },
+ {
+ "name": "probe_out5",
+ "id": 122,
+ "type": "DATA",
+ "direction": "OUT",
+ "isVector": false,
+ "leftIndex": 0,
+ "rightIndex": 0,
+ "portIndex": 5,
+ "nets": [
+ {
+ "name": "rx_test_en",
+ "isBus": false
+ }
+ ]
}
]
},
@@ -4558,7 +4574,7 @@
"pins": [
{
"name": "probe_in0",
- "id": 122,
+ "id": 123,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4600,7 +4616,7 @@
},
{
"name": "probe_in1",
- "id": 123,
+ "id": 124,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4642,7 +4658,7 @@
},
{
"name": "probe_in2",
- "id": 124,
+ "id": 125,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4684,7 +4700,7 @@
},
{
"name": "probe_in3",
- "id": 125,
+ "id": 126,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4726,7 +4742,7 @@
},
{
"name": "probe_in4",
- "id": 126,
+ "id": 127,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4756,7 +4772,7 @@
},
{
"name": "probe_in5",
- "id": 127,
+ "id": 128,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4786,7 +4802,7 @@
},
{
"name": "probe_in6",
- "id": 128,
+ "id": 129,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4816,7 +4832,7 @@
},
{
"name": "probe_in7",
- "id": 129,
+ "id": 130,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4846,7 +4862,7 @@
},
{
"name": "probe_in8",
- "id": 130,
+ "id": 131,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4960,7 +4976,7 @@
},
{
"name": "probe_in9",
- "id": 131,
+ "id": 132,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -5280,7 +5296,7 @@
"pins": [
{
"name": "probe_out0",
- "id": 132,
+ "id": 133,
"type": "DATA",
"direction": "OUT",
"isVector": false,
@@ -5296,7 +5312,7 @@
},
{
"name": "probe_out1",
- "id": 133,
+ "id": 134,
"type": "DATA",
"direction": "OUT",
"isVector": false,
@@ -5312,7 +5328,7 @@
},
{
"name": "probe_out2",
- "id": 134,
+ "id": 135,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5378,7 +5394,7 @@
},
{
"name": "probe_out3",
- "id": 135,
+ "id": 136,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5420,7 +5436,7 @@
},
{
"name": "probe_out4",
- "id": 136,
+ "id": 137,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5450,7 +5466,7 @@
},
{
"name": "probe_out5",
- "id": 137,
+ "id": 138,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5480,7 +5496,7 @@
},
{
"name": "probe_out6",
- "id": 138,
+ "id": 139,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5510,7 +5526,7 @@
},
{
"name": "probe_out7",
- "id": 139,
+ "id": 140,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5540,7 +5556,7 @@
},
{
"name": "probe_out8",
- "id": 140,
+ "id": 141,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5582,7 +5598,7 @@
},
{
"name": "probe_out9",
- "id": 141,
+ "id": 142,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5624,7 +5640,7 @@
},
{
"name": "probe_out10",
- "id": 142,
+ "id": 143,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5690,7 +5706,7 @@
},
{
"name": "probe_out11",
- "id": 143,
+ "id": 144,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5756,7 +5772,7 @@
},
{
"name": "probe_out12",
- "id": 144,
+ "id": 145,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5825,7 +5841,7 @@
],
"parent_nets": [
{
- "id": 15,
+ "id": 174,
"name": "u_rx_pre_process/u_ad9361_phase_cal/out[1]",
"state_reg": [
{
@@ -5852,7 +5868,7 @@
]
},
{
- "id": 16,
+ "id": 175,
"name": "u_rx_pre_process/u_ad9361_phase_cal/out[0]",
"state_reg": [
{
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/system_top.bit b/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/system_top.bit
index b1db947c..2f219f69 100644
Binary files a/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/system_top.bit and b/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/system_top.bit differ
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/system_top.ltx b/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/system_top.ltx
index c594f69c..0f56a60d 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/system_top.ltx
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/project/project.runs/impl_1/system_top.ltx
@@ -859,11 +859,11 @@
"subnets": [
{
"name": "curr_state[1]",
- "parentNetId": 15
+ "parentNetId": 174
},
{
"name": "curr_state[0]",
- "parentNetId": 16
+ "parentNetId": 175
}
]
}
@@ -4541,6 +4541,22 @@
]
}
]
+ },
+ {
+ "name": "probe_out5",
+ "id": 122,
+ "type": "DATA",
+ "direction": "OUT",
+ "isVector": false,
+ "leftIndex": 0,
+ "rightIndex": 0,
+ "portIndex": 5,
+ "nets": [
+ {
+ "name": "rx_test_en",
+ "isBus": false
+ }
+ ]
}
]
},
@@ -4558,7 +4574,7 @@
"pins": [
{
"name": "probe_in0",
- "id": 122,
+ "id": 123,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4600,7 +4616,7 @@
},
{
"name": "probe_in1",
- "id": 123,
+ "id": 124,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4642,7 +4658,7 @@
},
{
"name": "probe_in2",
- "id": 124,
+ "id": 125,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4684,7 +4700,7 @@
},
{
"name": "probe_in3",
- "id": 125,
+ "id": 126,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4726,7 +4742,7 @@
},
{
"name": "probe_in4",
- "id": 126,
+ "id": 127,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4756,7 +4772,7 @@
},
{
"name": "probe_in5",
- "id": 127,
+ "id": 128,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4786,7 +4802,7 @@
},
{
"name": "probe_in6",
- "id": 128,
+ "id": 129,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4816,7 +4832,7 @@
},
{
"name": "probe_in7",
- "id": 129,
+ "id": 130,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4846,7 +4862,7 @@
},
{
"name": "probe_in8",
- "id": 130,
+ "id": 131,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -4960,7 +4976,7 @@
},
{
"name": "probe_in9",
- "id": 131,
+ "id": 132,
"type": "DATA",
"direction": "IN",
"isVector": true,
@@ -5280,7 +5296,7 @@
"pins": [
{
"name": "probe_out0",
- "id": 132,
+ "id": 133,
"type": "DATA",
"direction": "OUT",
"isVector": false,
@@ -5296,7 +5312,7 @@
},
{
"name": "probe_out1",
- "id": 133,
+ "id": 134,
"type": "DATA",
"direction": "OUT",
"isVector": false,
@@ -5312,7 +5328,7 @@
},
{
"name": "probe_out2",
- "id": 134,
+ "id": 135,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5378,7 +5394,7 @@
},
{
"name": "probe_out3",
- "id": 135,
+ "id": 136,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5420,7 +5436,7 @@
},
{
"name": "probe_out4",
- "id": 136,
+ "id": 137,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5450,7 +5466,7 @@
},
{
"name": "probe_out5",
- "id": 137,
+ "id": 138,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5480,7 +5496,7 @@
},
{
"name": "probe_out6",
- "id": 138,
+ "id": 139,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5510,7 +5526,7 @@
},
{
"name": "probe_out7",
- "id": 139,
+ "id": 140,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5540,7 +5556,7 @@
},
{
"name": "probe_out8",
- "id": 140,
+ "id": 141,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5582,7 +5598,7 @@
},
{
"name": "probe_out9",
- "id": 141,
+ "id": 142,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5624,7 +5640,7 @@
},
{
"name": "probe_out10",
- "id": 142,
+ "id": 143,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5690,7 +5706,7 @@
},
{
"name": "probe_out11",
- "id": 143,
+ "id": 144,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5756,7 +5772,7 @@
},
{
"name": "probe_out12",
- "id": 144,
+ "id": 145,
"type": "DATA",
"direction": "OUT",
"isVector": true,
@@ -5825,7 +5841,7 @@
],
"parent_nets": [
{
- "id": 15,
+ "id": 174,
"name": "u_rx_pre_process/u_ad9361_phase_cal/out[1]",
"state_reg": [
{
@@ -5852,7 +5868,7 @@
]
},
{
- "id": 16,
+ "id": 175,
"name": "u_rx_pre_process/u_ad9361_phase_cal/out[0]",
"state_reg": [
{
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/project/project.sdk/system_top.hdf b/projects/dl814_k7/dl814_k7_cal_coarse/project/project.sdk/system_top.hdf
index a3245a0a..c18f8704 100644
Binary files a/projects/dl814_k7/dl814_k7_cal_coarse/project/project.sdk/system_top.hdf and b/projects/dl814_k7/dl814_k7_cal_coarse/project/project.sdk/system_top.hdf differ
diff --git a/projects/dl814_k7/dl814_k7_cal_coarse/rtl/system_top.v b/projects/dl814_k7/dl814_k7_cal_coarse/rtl/system_top.v
index 1bf2fb55..ffa0052f 100644
--- a/projects/dl814_k7/dl814_k7_cal_coarse/rtl/system_top.v
+++ b/projects/dl814_k7/dl814_k7_cal_coarse/rtl/system_top.v
@@ -457,7 +457,7 @@ ant_rf_ctrl u_ant_rf_ctrl
.ant_data (rf_data ), // output ant_data
.ant_tr (rf_tr ), // output ant_tr
.ant_dary (rf_dary ), // output ant_dary
- .ant_dout (rf_dout ), // input ant_dout
+ .ant_dout (ant_dout1_d2), // input ant_dout
.rf_standby (rf_standby ), // output rf_standby
.rf_sw_pll (rf_sw_pll ), // output rf_sw_pll
@@ -602,6 +602,8 @@ wire rx_data_valid;
wire [29:0] rx_data_i, rx_data_q;
wire hop_trigger;
+wire hop_trigger_en;
+wire rx_test_en;
wire hop_start_flag ;
// wire accor_stream_valid ;
@@ -619,7 +621,7 @@ always @(posedge sys_clk) begin
rx_ch3_q <= 'b0;
rx_ch4_q <= 'b0;
end
- else if (ad9361_cal_valid) begin
+ else if (rx_test_en && ad9361_cal_valid) begin
rx_ch1_i <= rx_ch1_i_test;
rx_ch2_i <= rx_ch2_i_test;
rx_ch3_i <= rx_ch3_i_test;
@@ -877,14 +879,14 @@ vio_rf_rd u_vio_rf_rd (
// .probe_in5 (u_ant_rf_ctrl.Ant_RecvWord_last ) // input wire [127 : 0] probe_in5
// );
-ila_2x12x1024 u_ila_tx
+ila_2x12x131072 u_ila_tx
(
.clk (sys_clk ), // input wire clk
.probe0 (tx_ch1_i ), // input wire [11:0] probe0
.probe1 (tx_ch1_q ) // input wire [11:0] probe1
);
-ila_8x12_2x30_8192 u_ila_rx
+ila_8x12_2x30_131072 u_ila_rx
(
.clk (sys_clk ), // input wire clk
.probe0 (u_rx_pre_process.rx_cal_ch1_i ), // input wire [11:0] probe0
@@ -957,7 +959,8 @@ vio_manual_ctrl u_vio_manual_ctrl
.probe_out1 (sweep_on ), // output wire [0 : 0] probe_out1
.probe_out2 (freq_set[31:0] ), // output wire [31 : 0] probe_out2
.probe_out3 (iq_sel[1:0] ), // output wire [1 : 0] probe_out3
- .probe_out4 (bb_rshift[3:0] ) // output wire [3 : 0] probe_out4
+ .probe_out4 (bb_rshift[3:0] ), // output wire [3 : 0] probe_out4
+ .probe_out5 (rx_test_en ) // output wire [0 : 0] probe_out5
);
vio_hop u_vio_hop