Archived
379 lines
11 KiB
Verilog
379 lines
11 KiB
Verilog
//
|
|
// The ADI JESD204 Core is released under the following license, which is
|
|
// different than all other HDL cores in this repository.
|
|
//
|
|
// Please read this, and understand the freedoms and responsibilities you have
|
|
// by using this source code/core.
|
|
//
|
|
// The JESD204 HDL, is copyright © 2016-2017 Analog Devices Inc.
|
|
//
|
|
// This core is free software, you can use run, copy, study, change, ask
|
|
// questions about and improve this core. Distribution of source, or resulting
|
|
// binaries (including those inside an FPGA or ASIC) require you to release the
|
|
// source of the entire project (excluding the system libraries provide by the
|
|
// tools/compiler/FPGA vendor). These are the terms of the GNU General Public
|
|
// License version 2 as published by the Free Software Foundation.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE. See the GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License version 2
|
|
// along with this source code, and binary. If not, see
|
|
// <http://www.gnu.org/licenses/>.
|
|
//
|
|
// Commercial licenses (with commercial support) of this JESD204 core are also
|
|
// available under terms different than the General Public License. (e.g. they
|
|
// do not require you to accompany any image (FPGA or ASIC) using the JESD204
|
|
// core with any corresponding source code.) For these alternate terms you must
|
|
// purchase a license from Analog Devices Technology Licensing Office. Users
|
|
// interested in such a license should contact [email protected] for
|
|
// more information. This commercial license is sub-licensable (if you purchase
|
|
// chips from Analog Devices, incorporate them into your PCB level product, and
|
|
// purchase a JESD204 license, end users of your product will also have a
|
|
// license to use this core in a commercial setting without releasing their
|
|
// source code).
|
|
//
|
|
// In addition, we kindly ask you to acknowledge ADI in any program, application
|
|
// or publication in which you use this JESD204 HDL core. (You are not required
|
|
// to do so; it is up to your common sense to decide whether you want to comply
|
|
// with this request or not.) For general publications, we suggest referencing :
|
|
// “The design and implementation of the JESD204 HDL Core used in this project
|
|
// is copyright © 2016-2017, Analog Devices, Inc.”
|
|
//
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module axi_jesd204_rx_regmap_tb;
|
|
parameter VCD_FILE = "axi_jesd204_rx_regmap_tb.vcd";
|
|
parameter NUM_LANES = 2;
|
|
parameter NUM_LINKS = 1;
|
|
|
|
`define TIMEOUT 1000000
|
|
`include "tb_base.v"
|
|
|
|
reg core_clk = 1'b0;
|
|
always @(*) #4 core_clk <= ~core_clk;
|
|
|
|
wire s_axi_aclk = clk;
|
|
wire s_axi_aresetn = ~reset;
|
|
|
|
reg s_axi_awvalid = 1'b0;
|
|
reg s_axi_wvalid = 1'b0;
|
|
reg [13:0] s_axi_awaddr = 'h00;
|
|
reg [31:0] s_axi_wdata = 'h00;
|
|
wire [1:0] s_axi_bresp;
|
|
wire s_axi_awready;
|
|
wire s_axi_wready;
|
|
wire s_axi_bready = 1'b1;
|
|
wire [3:0] s_axi_wstrb = 4'b1111;
|
|
wire [2:0] s_axi_awprot = 3'b000;
|
|
wire [2:0] s_axi_arprot = 3'b000;
|
|
wire [1:0] s_axi_rresp;
|
|
wire [31:0] s_axi_rdata;
|
|
|
|
wire [NUM_LANES*32-1:0] core_status_err_statistics_cnt;
|
|
|
|
reg [31:0] expected_reg_mem[0:1023];
|
|
|
|
task write_reg;
|
|
input [31:0] addr;
|
|
input [31:0] value;
|
|
begin
|
|
@(posedge s_axi_aclk)
|
|
s_axi_awvalid <= 1'b1;
|
|
s_axi_wvalid <= 1'b1;
|
|
s_axi_awaddr <= addr;
|
|
s_axi_wdata <= value;
|
|
@(posedge s_axi_aclk)
|
|
while (s_axi_awvalid || s_axi_wvalid) begin
|
|
@(posedge s_axi_aclk)
|
|
if (s_axi_awready)
|
|
s_axi_awvalid <= 1'b0;
|
|
if (s_axi_wready)
|
|
s_axi_wvalid <= 1'b0;
|
|
end
|
|
end
|
|
endtask
|
|
|
|
reg [13:0] s_axi_araddr = 'h0;
|
|
reg s_axi_arvalid = 'h0;
|
|
reg s_axi_rready = 'h0;
|
|
wire s_axi_arready;
|
|
wire s_axi_rvalid;
|
|
|
|
task read_reg;
|
|
input [31:0] addr;
|
|
output [31:0] value;
|
|
begin
|
|
s_axi_arvalid <= 1'b1;
|
|
s_axi_araddr <= addr;
|
|
s_axi_rready <= 1'b1;
|
|
@(posedge s_axi_aclk) #0;
|
|
while (s_axi_arvalid) begin
|
|
if (s_axi_arready == 1'b1) begin
|
|
s_axi_arvalid <= 1'b0;
|
|
end
|
|
@(posedge s_axi_aclk) #0;
|
|
end
|
|
|
|
while (s_axi_rready) begin
|
|
if (s_axi_rvalid == 1'b1) begin
|
|
value <= s_axi_rdata;
|
|
s_axi_rready <= 1'b0;
|
|
end
|
|
@(posedge s_axi_aclk) #0;
|
|
end
|
|
end
|
|
endtask
|
|
|
|
task read_reg_check;
|
|
input [31:0] addr;
|
|
output match;
|
|
reg [31:0] value;
|
|
reg [31:0] expected;
|
|
begin
|
|
read_reg(addr, value);
|
|
expected = expected_reg_mem[addr[13:2]];
|
|
match <= value === expected;
|
|
if (value !== expected) begin
|
|
$display("Address %h, Expected %h, Found %h", addr, expected, value);
|
|
end
|
|
end
|
|
endtask
|
|
|
|
reg read_match = 1'b1;
|
|
|
|
always @(posedge clk) begin
|
|
if (read_match == 1'b0) begin
|
|
failed <= 1'b1;
|
|
end
|
|
end
|
|
|
|
|
|
task set_reset_reg_value;
|
|
input [31:0] addr;
|
|
input [31:0] value;
|
|
begin
|
|
expected_reg_mem[addr[13:2]] <= value;
|
|
end
|
|
endtask
|
|
|
|
task initialize_expected_reg_mem;
|
|
integer i;
|
|
begin
|
|
for (i = 0; i < 1024; i = i + 1)
|
|
expected_reg_mem[i] <= 'h00;
|
|
/* Non zero power-on-reset values */
|
|
set_reset_reg_value('h00, 32'h00010261); /* PCORE version register */
|
|
set_reset_reg_value('h0c, 32'h32303452); /* PCORE magic register */
|
|
set_reset_reg_value('h10, NUM_LANES); /* Number of lanes */
|
|
set_reset_reg_value('h18, NUM_LINKS); /* Number of links */
|
|
set_reset_reg_value('h40, 32'h00000100); /* Elastic buffer size */
|
|
set_reset_reg_value('h14, 'h2); /* Datapath width */
|
|
set_reset_reg_value('hc0, 'h1); /* Core reset */
|
|
set_reset_reg_value('hc4, 'h1); /* Core state */
|
|
// set_reset_reg_value('hc8, 'h28000); /* clock monitor */
|
|
set_reset_reg_value('h210, 'h3); /* OCTETS_PER_MULTIFRAME */
|
|
|
|
/* Lane error statistics */
|
|
for (i = 0; i < NUM_LANES; i = i + 1) begin
|
|
set_reset_reg_value('h308 + i*'h20, core_status_err_statistics_cnt[32*i+:32]);
|
|
end
|
|
end
|
|
endtask
|
|
|
|
task check_all_registers;
|
|
integer i;
|
|
begin
|
|
for (i = 0; i < 'h400; i = i + 4) begin
|
|
read_reg_check(i, read_match);
|
|
end
|
|
end
|
|
endtask
|
|
|
|
task write_reg_and_update;
|
|
input [31:0] addr;
|
|
input [31:0] value;
|
|
integer i;
|
|
begin
|
|
write_reg(addr, value);
|
|
expected_reg_mem[addr[13:2]] <= value;
|
|
|
|
if (addr == 'hc0) begin
|
|
expected_reg_mem['hc4/4][0] <= value[0];
|
|
end
|
|
end
|
|
endtask
|
|
|
|
task invert_register;
|
|
input [31:0] addr;
|
|
reg [31:0] value;
|
|
begin
|
|
read_reg(addr, value);
|
|
write_reg(addr, ~value);
|
|
end
|
|
endtask
|
|
|
|
task invert_all_registers;
|
|
integer i;
|
|
begin
|
|
for (i = 0; i < 'h400; i = i + 4) begin
|
|
invert_register(i);
|
|
end
|
|
end
|
|
endtask
|
|
|
|
/* ILAS memory */
|
|
|
|
reg core_ilas_config_valid = 1'b0;
|
|
reg [1:0] core_ilas_config_addr = 2'b00;
|
|
wire [NUM_LANES*32-1:0] core_ilas_config_data;
|
|
|
|
generate
|
|
genvar l;
|
|
for (l = 0; l < NUM_LANES; l = l + 1) begin
|
|
localparam [3:0] l2 = l;
|
|
assign core_ilas_config_data[32*l+31:32*l] = {
|
|
l2,core_ilas_config_addr,2'h3,
|
|
l2,core_ilas_config_addr,2'h2,
|
|
l2,core_ilas_config_addr,2'h1,
|
|
l2,core_ilas_config_addr,2'h0
|
|
};
|
|
|
|
assign core_status_err_statistics_cnt[32*l+:32] = {28'hffaa550,l2};
|
|
end
|
|
endgenerate
|
|
|
|
task set_ilas_registers;
|
|
integer i;
|
|
reg [3:0] lane;
|
|
begin
|
|
for (i = 0; i < 4; i = i + 1) begin
|
|
@(posedge core_clk)
|
|
core_ilas_config_valid <= 1'b1;
|
|
core_ilas_config_addr <= i;
|
|
end
|
|
@(posedge core_clk)
|
|
core_ilas_config_valid <= 1'b0;
|
|
core_ilas_config_addr <= 0;
|
|
@(posedge core_clk) #0;
|
|
|
|
/* Update the expected values */
|
|
for (i = 0; i < NUM_LANES * 'h20; i = i + 'h20) begin
|
|
lane = i / 20;
|
|
set_reset_reg_value('h300 + i, 'h20);
|
|
set_reset_reg_value('h310 + i, 'h03020100 | {4{lane,4'h0}});
|
|
set_reset_reg_value('h314 + i, 'h07060504 | {4{lane,4'h0}});
|
|
set_reset_reg_value('h318 + i, 'h0b0a0908 | {4{lane,4'h0}});
|
|
set_reset_reg_value('h31c + i, 'h0f0e0d0c | {4{lane,4'h0}});
|
|
end
|
|
end
|
|
endtask
|
|
|
|
integer i;
|
|
initial begin
|
|
#1;
|
|
initialize_expected_reg_mem();
|
|
@(posedge s_axi_aresetn)
|
|
check_all_registers();
|
|
|
|
/* Check scratch */
|
|
write_reg_and_update('h08, 32'h12345678);
|
|
check_all_registers();
|
|
|
|
/* Check IRQ mask */
|
|
write_reg_and_update('h80, 32'h0);
|
|
check_all_registers();
|
|
|
|
/* Check lanes enable */
|
|
write_reg_and_update('h200, {NUM_LANES{1'b1}});
|
|
check_all_registers();
|
|
|
|
/* Check JESD common config */
|
|
write_reg_and_update('h210, 32'hff03ff);
|
|
check_all_registers();
|
|
write_reg_and_update('h214, 32'h03);
|
|
check_all_registers();
|
|
|
|
/* Check links enable */
|
|
write_reg_and_update('h218, {NUM_LINKS{1'b1}});
|
|
check_all_registers();
|
|
|
|
/* Check JESD RX configuration */
|
|
write_reg_and_update('h240, 32'h103fc);
|
|
check_all_registers();
|
|
|
|
/* Reset core */
|
|
write_reg_and_update('hc0, 32'h0);
|
|
check_all_registers();
|
|
|
|
/* Should be read-only when core is out of reset */
|
|
invert_register('h200); /* lanes enable */
|
|
invert_register('h210); /* octets per frame, beats per multiframe */
|
|
invert_register('h218); /* links enable */
|
|
invert_register('h240); /* char replacement, scrambler */
|
|
|
|
check_all_registers();
|
|
|
|
/* Check ILAS */
|
|
set_ilas_registers();
|
|
check_all_registers();
|
|
|
|
/* Check that reset works for all registers */
|
|
do_trigger_reset();
|
|
initialize_expected_reg_mem();
|
|
check_all_registers();
|
|
invert_all_registers();
|
|
do_trigger_reset();
|
|
check_all_registers();
|
|
end
|
|
|
|
axi_jesd204_rx #(
|
|
.NUM_LANES(NUM_LANES),
|
|
.NUM_LINKS(NUM_LINKS)
|
|
) i_axi (
|
|
.s_axi_aclk(s_axi_aclk),
|
|
.s_axi_aresetn(s_axi_aresetn),
|
|
.s_axi_awvalid(s_axi_awvalid),
|
|
.s_axi_awaddr(s_axi_awaddr),
|
|
.s_axi_awready(s_axi_awready),
|
|
.s_axi_awprot(s_axi_awprot),
|
|
.s_axi_wvalid(s_axi_wvalid),
|
|
.s_axi_wdata(s_axi_wdata),
|
|
.s_axi_wstrb(s_axi_wstrb),
|
|
.s_axi_wready(s_axi_wready),
|
|
.s_axi_bvalid(s_axi_bvalid),
|
|
.s_axi_bresp(s_axi_bresp),
|
|
.s_axi_bready(s_axi_bready),
|
|
.s_axi_arvalid(s_axi_arvalid),
|
|
.s_axi_araddr(s_axi_araddr),
|
|
.s_axi_arready(s_axi_arready),
|
|
.s_axi_arprot(s_axi_arprot),
|
|
.s_axi_rvalid(s_axi_rvalid),
|
|
.s_axi_rready(s_axi_rready),
|
|
.s_axi_rresp(s_axi_rresp),
|
|
.s_axi_rdata(s_axi_rdata),
|
|
|
|
.core_clk(core_clk),
|
|
.core_reset_ext(1'b0),
|
|
|
|
.core_ilas_config_valid({NUM_LANES{core_ilas_config_valid}}),
|
|
.core_ilas_config_addr({NUM_LANES{core_ilas_config_addr}}),
|
|
.core_ilas_config_data(core_ilas_config_data),
|
|
|
|
.core_event_sysref_alignment_error(1'b0),
|
|
.core_event_sysref_edge(1'b0),
|
|
|
|
.core_status_err_statistics_cnt(core_status_err_statistics_cnt),
|
|
.core_ctrl_err_statistics_mask(),
|
|
.core_ctrl_err_statistics_reset(),
|
|
|
|
.core_status_ctrl_state(2'b00),
|
|
.core_status_lane_cgs_state(4'b0000),
|
|
.core_status_lane_ifs_ready({NUM_LANES{1'b0}}),
|
|
.core_status_lane_latency({NUM_LANES{14'h00}})
|
|
);
|
|
|
|
endmodule
|