josh/vivado_pub
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 2 Wiki Activity

add xilinx spi examlpe with ax7020

Browse Source 
refer to projects/ax7020/ax7020_spi_loopback/README.md for detailed information
This commit is contained in:
josh
2024-01-24 20:14:55 +08:00
parent 7d18b23b4f
commit 8c68cb519e
1610 changed files with 816816 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/ax7020/ax7020_spi_loopback/ax7020_spi_loopback.srcs/sources_1/bd/system_bd/ip/system_bd_ila_0_0/system_bd_ila_0_0.xci
+6302
View File
File diff suppressed because it is too large Load Diff
projects/ax7020/ax7020_spi_loopback/ax7020_spi_loopback.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0/system_bd_processing_system7_0_0.xci
+1247
View File
File diff suppressed because it is too large Load Diff
projects/ax7020/ax7020_spi_loopback/ax7020_spi_loopback.srcs/sources_1/bd/system_bd/ip/system_bd_system_ila_0_2/system_bd_system_ila_0_2.xci
+3929
View File
File diff suppressed because it is too large Load Diff
projects/ax7020/ax7020_spi_loopback/ax7020_spi_loopback.srcs/sources_1/bd/system_bd/ip/system_bd_xlconstant_0_0/system_bd_xlconstant_0_0.xci
+49
View File
@@ -0,0 +1,49 @@
{
"schema": "xilinx.com:schema:json_instance:1.0",
"ip_inst": {
"xci_name": "system_bd_xlconstant_0_0",
"cell_name": "xlconstant_vcc",
"component_reference": "xilinx.com:ip:xlconstant:1.1",
"ip_revision": "8",
"gen_directory": "../../../../../../ax7020_spi_loopback.gen/sources_1/bd/system_bd/ip/system_bd_xlconstant_0_0",
"parameters": {
"component_parameters": {
"Component_Name": [ { "value": "system_bd_xlconstant_0_0", "resolve_type": "user", "usage": "all" } ],
"CONST_WIDTH": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
"CONST_VAL": [ { "value": "1", "resolve_type": "user", "usage": "all" } ]
},
"model_parameters": {
"CONST_WIDTH": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
"CONST_VAL": [ { "value": "0x1", "resolve_type": "generated", "format": "bitString", "usage": "all" } ]
},
"project_parameters": {
"ARCHITECTURE": [ { "value": "zynq" } ],
"BASE_BOARD_PART": [ { "value": "" } ],
"BOARD_CONNECTIONS": [ { "value": "" } ],
"DEVICE": [ { "value": "xc7z020" } ],
"PACKAGE": [ { "value": "clg400" } ],
"PREFHDL": [ { "value": "VERILOG" } ],
"SILICON_REVISION": [ { "value": "" } ],
"SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
"SPEEDGRADE": [ { "value": "-2" } ],
"STATIC_POWER": [ { "value": "" } ],
"TEMPERATURE_GRADE": [ { "value": "" } ]
},
"runtime_parameters": {
"IPCONTEXT": [ { "value": "IP_Integrator" } ],
"IPREVISION": [ { "value": "8" } ],
"MANAGED": [ { "value": "TRUE" } ],
"OUTPUTDIR": [ { "value": "../../../../../../ax7020_spi_loopback.gen/sources_1/bd/system_bd/ip/system_bd_xlconstant_0_0" } ],
"SELECTEDSIMMODEL": [ { "value": "" } ],
"SHAREDDIR": [ { "value": "../../ipshared" } ],
"SWVERSION": [ { "value": "2023.2.1" } ],
"SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
}
},
"boundary": {
"ports": {
"dout": [ { "direction": "out", "size_left": "0", "size_right": "0" } ]
}
}
}
}
projects/ax7020/ax7020_spi_loopback/ax7020_spi_loopback.srcs/sources_1/bd/system_bd/system_bd.bd
+2039
View File
File diff suppressed because it is too large Load Diff
projects/ax7020/ax7020_spi_loopback/ax7020_spi_loopback.srcs/sources_1/bd/system_bd/system_bd.bda
+203
View File
@@ -0,0 +1,203 @@
{
"graphjs": {
"version": "1.0",
"keys": [
{
"abrv": "VH",
"name": "vert_hid",
"type": "int",
"for": "node"
},
{
"abrv": "VM",
"name": "vert_name",
"type": "string",
"for": "node"
},
{
"abrv": "VT",
"name": "vert_type",
"type": "string",
"for": "node"
},
{
"abrv": "BA",
"name": "base_addr",
"type": "string",
"for": "node"
},
{
"abrv": "HA",
"name": "high_addr",
"type": "string",
"for": "node"
},
{
"abrv": "BP",
"name": "base_param",
"type": "string",
"for": "node"
},
{
"abrv": "HP",
"name": "high_param",
"type": "string",
"for": "node"
},
{
"abrv": "MA",
"name": "master_addrspace",
"type": "string",
"for": "node"
},
{
"abrv": "MX",
"name": "master_instance",
"type": "string",
"for": "node"
},
{
"abrv": "MI",
"name": "master_interface",
"type": "string",
"for": "node"
},
{
"abrv": "MS",
"name": "master_segment",
"type": "string",
"for": "node"
},
{
"abrv": "MV",
"name": "master_vlnv",
"type": "string",
"for": "node"
},
{
"abrv": "SX",
"name": "slave_instance",
"type": "string",
"for": "node"
},
{
"abrv": "SI",
"name": "slave_interface",
"type": "string",
"for": "node"
},
{
"abrv": "MM",
"name": "slave_memmap",
"type": "string",
"for": "node"
},
{
"abrv": "SS",
"name": "slave_segment",
"type": "string",
"for": "node"
},
{
"abrv": "SV",
"name": "slave_vlnv",
"type": "string",
"for": "node"
},
{
"abrv": "TM",
"name": "memory_type",
"type": "string",
"for": "node"
},
{
"abrv": "TU",
"name": "usage_type",
"type": "string",
"for": "node"
},
{
"abrv": "LT",
"name": "lock_type",
"type": "string",
"for": "node"
},
{
"abrv": "BT",
"name": "boot_type",
"type": "string",
"for": "node"
},
{
"abrv": "EH",
"name": "edge_hid",
"type": "int",
"for": "edge"
}
],
"vertice_type_order": [
{
"abrv": "BC",
"desc": "Block Container"
},
{
"abrv": "PR",
"desc": "Parital Reference"
},
{
"abrv": "VR",
"desc": "Variant"
},
{
"abrv": "PM",
"desc": "Variant Permutations"
},
{
"abrv": "CX",
"desc": "Boundary Connection"
},
{
"abrv": "AC",
"desc": "Assignment Coordinate"
},
{
"abrv": "ACE",
"desc": "Excluded Assign Coordinate"
},
{
"abrv": "APX",
"desc": "Boundary Aperture"
},
{
"abrv": "CIP",
"desc": "High level Processing System"
}
],
"vertices": {
"V0": {
"VM": "system_bd",
"VT": "BC"
},
"V1": {
"VH": "2",
"VM": "system_bd",
"VT": "VR"
},
"V2": {
"VH": "2",
"VT": "PM",
"TU": "active"
}
},
"edges": [
{
"src": "V0",
"trg": "V1"
},
{
"src": "V1",
"trg": "V2"
}
]
}
}
projects/ax7020/ax7020_spi_loopback/ax7020_spi_loopback.srcs/sources_1/bd/system_bd/ui/bd_c6d0cb12.ui
+35
View File
@@ -0,0 +1,35 @@
{
"ActiveEmotionalView":"Default View",
"Default View_ScaleFactor":"1.6245",
"Default View_TopLeft":"-322,-18",
"ExpandedHierarchyInLayout":"",
"guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
# -string -flagsOSRD
preplace port DDR -pg 1 -lvl 3 -x 600 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 3 -x 600 -y 80 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 150 -y 290 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 2 -x 480 -y 180 -defaultsOSRD -resize 160 116
preplace inst xlconstant_vcc -pg 1 -lvl 2 -x 480 -y 480 -defaultsOSRD -orient R180
preplace inst ila_0 -pg 1 -lvl 2 -x 480 -y 340 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 1 380 200n
preplace netloc processing_system7_0_I2C0_SCL_O 1 1 1 300 160n
preplace netloc processing_system7_0_I2C0_SDA_O 1 1 1 310 140n
preplace netloc processing_system7_0_I2C1_SDA_O 1 1 1 350 120n
preplace netloc xlconstant_0_dout 1 1 1 330 340n
preplace netloc processing_system7_0_SPI0_SCLK_O 1 1 1 350 280n
preplace netloc processing_system7_0_SPI0_MOSI_O 1 1 1 340 300n
preplace netloc processing_system7_0_SPI0_SS_O 1 1 1 310 360n
preplace netloc processing_system7_0_SPI1_MISO_O 1 1 1 320 320n
preplace netloc processing_system7_0_DDR 1 1 2 NJ 60 N
preplace netloc processing_system7_0_FIXED_IO 1 1 2 NJ 80 N
preplace netloc processing_system7_0_IIC_0 1 1 1 360J 100n
preplace netloc processing_system7_0_IIC_1 1 1 1 NJ 180
levelinfo -pg 1 0 150 480 600
pagesize -pg 1 -db -bbox -sgen 0 0 720 580
"
}
{
"da_board_cnt":"1",
"da_clkrst_cnt":"2",
"da_ps7_cnt":"1"
}
projects/ax7020/ax7020_spi_loopback/ax7020_spi_loopback.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp
Executable
BIN
View File
Binary file not shown.