 josh
|
0dcb823314
|
add ax7020 pl project, including mpsoc bd core only
|
2024-07-01 19:26:17 +08:00 |
|
|
josh
|
66f574fef7
|
update dj_47dr pl, add ttc to mpsoc bd core
|
2024-07-01 19:14:06 +08:00 |
|
|
josh
|
6a4af4fb55
|
add rfsoc_eval vitis project, refer to readme for details
|
2024-07-01 14:31:21 +08:00 |
|
|
josh
|
fad0306d82
|
add rfsoc_eval pl project
|
2024-06-29 00:11:59 +08:00 |
|
|
josh
|
cec690b984
|
add dj_47dr vitis projects, refer to readme within each project for details
|
2024-06-28 23:06:09 +08:00 |
|
|
josh
|
0eead518df
|
add dj_47dr pl project, set .dcp as large file type
|
2024-06-28 22:24:04 +08:00 |
|
|
josh
|
8c68cb519e
|
add xilinx spi examlpe with ax7020
refer to projects/ax7020/ax7020_spi_loopback/README.md for detailed information
|
2024-01-24 20:14:55 +08:00 |
|