analog.com user util_adxcvr 1.0 up_clk CLK up_clk ASSOCIATED_RESET up_rstn cpll_ref_clk_0 CLK cpll_ref_clk_0 ASSOCIATED_RESET up_rx_rst_0:up_tx_rst_0 rx_out_clk_0 CLK rx_out_clk_0 tx_out_clk_0 CLK tx_out_clk_0 rx_clk_0 CLK rx_clk_0 tx_clk_0 CLK tx_clk_0 qpll_ref_clk_0 CLK qpll_ref_clk_0 cpll_ref_clk_1 CLK cpll_ref_clk_1 ASSOCIATED_RESET up_rx_rst_1:up_tx_rst_1 rx_out_clk_1 CLK rx_out_clk_1 tx_out_clk_1 CLK tx_out_clk_1 rx_clk_1 CLK rx_clk_1 tx_clk_1 CLK tx_clk_1 cpll_ref_clk_2 CLK cpll_ref_clk_2 ASSOCIATED_RESET up_rx_rst_2:up_tx_rst_2 rx_out_clk_2 CLK rx_out_clk_2 tx_out_clk_2 CLK tx_out_clk_2 rx_clk_2 CLK rx_clk_2 tx_clk_2 CLK tx_clk_2 cpll_ref_clk_3 CLK cpll_ref_clk_3 ASSOCIATED_RESET up_rx_rst_3:up_tx_rst_3 rx_out_clk_3 CLK rx_out_clk_3 tx_out_clk_3 CLK tx_out_clk_3 rx_clk_3 CLK rx_clk_3 tx_clk_3 CLK tx_clk_3 cpll_ref_clk_4 CLK cpll_ref_clk_4 ASSOCIATED_RESET up_rx_rst_4:up_tx_rst_4 rx_out_clk_4 CLK rx_out_clk_4 tx_out_clk_4 CLK tx_out_clk_4 rx_clk_4 CLK rx_clk_4 tx_clk_4 CLK tx_clk_4 qpll_ref_clk_4 CLK qpll_ref_clk_4 cpll_ref_clk_5 CLK cpll_ref_clk_5 ASSOCIATED_RESET up_rx_rst_5:up_tx_rst_5 rx_out_clk_5 CLK rx_out_clk_5 tx_out_clk_5 CLK tx_out_clk_5 rx_clk_5 CLK rx_clk_5 tx_clk_5 CLK tx_clk_5 cpll_ref_clk_6 CLK cpll_ref_clk_6 ASSOCIATED_RESET up_rx_rst_6:up_tx_rst_6 rx_out_clk_6 CLK rx_out_clk_6 tx_out_clk_6 CLK tx_out_clk_6 rx_clk_6 CLK rx_clk_6 tx_clk_6 CLK tx_clk_6 cpll_ref_clk_7 CLK cpll_ref_clk_7 ASSOCIATED_RESET up_rx_rst_7:up_tx_rst_7 rx_out_clk_7 CLK rx_out_clk_7 tx_out_clk_7 CLK tx_out_clk_7 rx_clk_7 CLK rx_clk_7 tx_clk_7 CLK tx_clk_7 cpll_ref_clk_8 CLK cpll_ref_clk_8 ASSOCIATED_RESET up_rx_rst_8:up_tx_rst_8 rx_out_clk_8 CLK rx_out_clk_8 tx_out_clk_8 CLK tx_out_clk_8 rx_clk_8 CLK rx_clk_8 tx_clk_8 CLK tx_clk_8 qpll_ref_clk_8 CLK qpll_ref_clk_8 cpll_ref_clk_9 CLK cpll_ref_clk_9 ASSOCIATED_RESET up_rx_rst_9:up_tx_rst_9 rx_out_clk_9 CLK rx_out_clk_9 tx_out_clk_9 CLK tx_out_clk_9 rx_clk_9 CLK rx_clk_9 tx_clk_9 CLK tx_clk_9 cpll_ref_clk_10 CLK cpll_ref_clk_10 ASSOCIATED_RESET up_rx_rst_10:up_tx_rst_10 rx_out_clk_10 CLK rx_out_clk_10 tx_out_clk_10 CLK tx_out_clk_10 rx_clk_10 CLK rx_clk_10 tx_clk_10 CLK tx_clk_10 cpll_ref_clk_11 CLK cpll_ref_clk_11 ASSOCIATED_RESET up_rx_rst_11:up_tx_rst_11 rx_out_clk_11 CLK rx_out_clk_11 tx_out_clk_11 CLK tx_out_clk_11 rx_clk_11 CLK rx_clk_11 tx_clk_11 CLK tx_clk_11 cpll_ref_clk_12 CLK cpll_ref_clk_12 ASSOCIATED_RESET up_rx_rst_12:up_tx_rst_12 rx_out_clk_12 CLK rx_out_clk_12 tx_out_clk_12 CLK tx_out_clk_12 rx_clk_12 CLK rx_clk_12 tx_clk_12 CLK tx_clk_12 qpll_ref_clk_12 CLK qpll_ref_clk_12 cpll_ref_clk_13 CLK cpll_ref_clk_13 ASSOCIATED_RESET up_rx_rst_13:up_tx_rst_13 rx_out_clk_13 CLK rx_out_clk_13 tx_out_clk_13 CLK tx_out_clk_13 rx_clk_13 CLK rx_clk_13 tx_clk_13 CLK tx_clk_13 cpll_ref_clk_14 CLK cpll_ref_clk_14 ASSOCIATED_RESET up_rx_rst_14:up_tx_rst_14 rx_out_clk_14 CLK rx_out_clk_14 tx_out_clk_14 CLK tx_out_clk_14 rx_clk_14 CLK rx_clk_14 tx_clk_14 CLK tx_clk_14 cpll_ref_clk_15 CLK cpll_ref_clk_15 ASSOCIATED_RESET up_rx_rst_15:up_tx_rst_15 rx_out_clk_15 CLK rx_out_clk_15 tx_out_clk_15 CLK tx_out_clk_15 rx_clk_15 CLK rx_clk_15 tx_clk_15 CLK tx_clk_15 cpll_ref_clk_16 CLK cpll_ref_clk_16 ASSOCIATED_RESET up_rx_rst_16:up_tx_rst_16 rx_out_clk_16 CLK rx_out_clk_16 tx_out_clk_16 CLK tx_out_clk_16 rx_clk_16 CLK rx_clk_16 tx_clk_16 CLK tx_clk_16 qpll_ref_clk_16 CLK qpll_ref_clk_16 cpll_ref_clk_17 CLK cpll_ref_clk_17 ASSOCIATED_RESET up_rx_rst_17:up_tx_rst_17 rx_out_clk_17 CLK rx_out_clk_17 tx_out_clk_17 CLK tx_out_clk_17 rx_clk_17 CLK rx_clk_17 tx_clk_17 CLK tx_clk_17 cpll_ref_clk_18 CLK cpll_ref_clk_18 ASSOCIATED_RESET up_rx_rst_18:up_tx_rst_18 rx_out_clk_18 CLK rx_out_clk_18 tx_out_clk_18 CLK tx_out_clk_18 rx_clk_18 CLK rx_clk_18 tx_clk_18 CLK tx_clk_18 cpll_ref_clk_19 CLK cpll_ref_clk_19 ASSOCIATED_RESET up_rx_rst_19:up_tx_rst_19 rx_out_clk_19 CLK rx_out_clk_19 tx_out_clk_19 CLK tx_out_clk_19 rx_clk_19 CLK rx_clk_19 tx_clk_19 CLK tx_clk_19 cpll_ref_clk_20 CLK cpll_ref_clk_20 ASSOCIATED_RESET up_rx_rst_20:up_tx_rst_20 rx_out_clk_20 CLK rx_out_clk_20 tx_out_clk_20 CLK tx_out_clk_20 rx_clk_20 CLK rx_clk_20 tx_clk_20 CLK tx_clk_20 qpll_ref_clk_20 CLK qpll_ref_clk_20 cpll_ref_clk_21 CLK cpll_ref_clk_21 ASSOCIATED_RESET up_rx_rst_21:up_tx_rst_21 rx_out_clk_21 CLK rx_out_clk_21 tx_out_clk_21 CLK tx_out_clk_21 rx_clk_21 CLK rx_clk_21 tx_clk_21 CLK tx_clk_21 cpll_ref_clk_22 CLK cpll_ref_clk_22 ASSOCIATED_RESET up_rx_rst_22:up_tx_rst_22 rx_out_clk_22 CLK rx_out_clk_22 tx_out_clk_22 CLK tx_out_clk_22 rx_clk_22 CLK rx_clk_22 tx_clk_22 CLK tx_clk_22 cpll_ref_clk_23 CLK cpll_ref_clk_23 ASSOCIATED_RESET up_rx_rst_23:up_tx_rst_23 rx_out_clk_23 CLK rx_out_clk_23 tx_out_clk_23 CLK tx_out_clk_23 rx_clk_23 CLK rx_clk_23 tx_clk_23 CLK tx_clk_23 cpll_ref_clk_24 CLK cpll_ref_clk_24 ASSOCIATED_RESET up_rx_rst_24:up_tx_rst_24 rx_out_clk_24 CLK rx_out_clk_24 tx_out_clk_24 CLK tx_out_clk_24 rx_clk_24 CLK rx_clk_24 tx_clk_24 CLK tx_clk_24 qpll_ref_clk_24 CLK qpll_ref_clk_24 cpll_ref_clk_25 CLK cpll_ref_clk_25 ASSOCIATED_RESET up_rx_rst_25:up_tx_rst_25 rx_out_clk_25 CLK rx_out_clk_25 tx_out_clk_25 CLK tx_out_clk_25 rx_clk_25 CLK rx_clk_25 tx_clk_25 CLK tx_clk_25 cpll_ref_clk_26 CLK cpll_ref_clk_26 ASSOCIATED_RESET up_rx_rst_26:up_tx_rst_26 rx_out_clk_26 CLK rx_out_clk_26 tx_out_clk_26 CLK tx_out_clk_26 rx_clk_26 CLK rx_clk_26 tx_clk_26 CLK tx_clk_26 cpll_ref_clk_27 CLK cpll_ref_clk_27 ASSOCIATED_RESET up_rx_rst_27:up_tx_rst_27 rx_out_clk_27 CLK rx_out_clk_27 tx_out_clk_27 CLK tx_out_clk_27 rx_clk_27 CLK rx_clk_27 tx_clk_27 CLK tx_clk_27 cpll_ref_clk_28 CLK cpll_ref_clk_28 ASSOCIATED_RESET up_rx_rst_28:up_tx_rst_28 rx_out_clk_28 CLK rx_out_clk_28 tx_out_clk_28 CLK tx_out_clk_28 rx_clk_28 CLK rx_clk_28 tx_clk_28 CLK tx_clk_28 qpll_ref_clk_28 CLK qpll_ref_clk_28 cpll_ref_clk_29 CLK cpll_ref_clk_29 ASSOCIATED_RESET up_rx_rst_29:up_tx_rst_29 rx_out_clk_29 CLK rx_out_clk_29 tx_out_clk_29 CLK tx_out_clk_29 rx_clk_29 CLK rx_clk_29 tx_clk_29 CLK tx_clk_29 cpll_ref_clk_30 CLK cpll_ref_clk_30 ASSOCIATED_RESET up_rx_rst_30:up_tx_rst_30 rx_out_clk_30 CLK rx_out_clk_30 tx_out_clk_30 CLK tx_out_clk_30 rx_clk_30 CLK rx_clk_30 tx_clk_30 CLK tx_clk_30 cpll_ref_clk_31 CLK cpll_ref_clk_31 ASSOCIATED_RESET up_rx_rst_31:up_tx_rst_31 rx_out_clk_31 CLK rx_out_clk_31 tx_out_clk_31 CLK tx_out_clk_31 rx_clk_31 CLK rx_clk_31 tx_clk_31 CLK tx_clk_31 rx_clk_2x_0 CLK rx_clk_2x_0 tx_clk_2x_0 CLK tx_clk_2x_0 rx_out_clk_div2_0 CLK rx_out_clk_div2_0 tx_out_clk_div2_0 CLK tx_out_clk_div2_0 rx_clk_2x_1 CLK rx_clk_2x_1 tx_clk_2x_1 CLK tx_clk_2x_1 rx_out_clk_div2_1 CLK rx_out_clk_div2_1 tx_out_clk_div2_1 CLK tx_out_clk_div2_1 rx_clk_2x_2 CLK rx_clk_2x_2 tx_clk_2x_2 CLK tx_clk_2x_2 rx_out_clk_div2_2 CLK rx_out_clk_div2_2 tx_out_clk_div2_2 CLK tx_out_clk_div2_2 rx_clk_2x_3 CLK rx_clk_2x_3 tx_clk_2x_3 CLK tx_clk_2x_3 rx_out_clk_div2_3 CLK rx_out_clk_div2_3 tx_out_clk_div2_3 CLK tx_out_clk_div2_3 rx_clk_2x_4 CLK rx_clk_2x_4 tx_clk_2x_4 CLK tx_clk_2x_4 rx_out_clk_div2_4 CLK rx_out_clk_div2_4 tx_out_clk_div2_4 CLK tx_out_clk_div2_4 rx_clk_2x_5 CLK rx_clk_2x_5 tx_clk_2x_5 CLK tx_clk_2x_5 rx_out_clk_div2_5 CLK rx_out_clk_div2_5 tx_out_clk_div2_5 CLK tx_out_clk_div2_5 rx_clk_2x_6 CLK rx_clk_2x_6 tx_clk_2x_6 CLK tx_clk_2x_6 rx_out_clk_div2_6 CLK rx_out_clk_div2_6 tx_out_clk_div2_6 CLK tx_out_clk_div2_6 rx_clk_2x_7 CLK rx_clk_2x_7 tx_clk_2x_7 CLK tx_clk_2x_7 rx_out_clk_div2_7 CLK rx_out_clk_div2_7 tx_out_clk_div2_7 CLK tx_out_clk_div2_7 rx_clk_2x_8 CLK rx_clk_2x_8 tx_clk_2x_8 CLK tx_clk_2x_8 rx_out_clk_div2_8 CLK rx_out_clk_div2_8 tx_out_clk_div2_8 CLK tx_out_clk_div2_8 rx_clk_2x_9 CLK rx_clk_2x_9 tx_clk_2x_9 CLK tx_clk_2x_9 rx_out_clk_div2_9 CLK rx_out_clk_div2_9 tx_out_clk_div2_9 CLK tx_out_clk_div2_9 rx_clk_2x_10 CLK rx_clk_2x_10 tx_clk_2x_10 CLK tx_clk_2x_10 rx_out_clk_div2_10 CLK rx_out_clk_div2_10 tx_out_clk_div2_10 CLK tx_out_clk_div2_10 rx_clk_2x_11 CLK rx_clk_2x_11 tx_clk_2x_11 CLK tx_clk_2x_11 rx_out_clk_div2_11 CLK rx_out_clk_div2_11 tx_out_clk_div2_11 CLK tx_out_clk_div2_11 rx_clk_2x_12 CLK rx_clk_2x_12 tx_clk_2x_12 CLK tx_clk_2x_12 rx_out_clk_div2_12 CLK rx_out_clk_div2_12 tx_out_clk_div2_12 CLK tx_out_clk_div2_12 rx_clk_2x_13 CLK rx_clk_2x_13 tx_clk_2x_13 CLK tx_clk_2x_13 rx_out_clk_div2_13 CLK rx_out_clk_div2_13 tx_out_clk_div2_13 CLK tx_out_clk_div2_13 rx_clk_2x_14 CLK rx_clk_2x_14 tx_clk_2x_14 CLK tx_clk_2x_14 rx_out_clk_div2_14 CLK rx_out_clk_div2_14 tx_out_clk_div2_14 CLK tx_out_clk_div2_14 rx_clk_2x_15 CLK rx_clk_2x_15 tx_clk_2x_15 CLK tx_clk_2x_15 rx_out_clk_div2_15 CLK rx_out_clk_div2_15 tx_out_clk_div2_15 CLK tx_out_clk_div2_15 rx_clk_2x_16 CLK rx_clk_2x_16 tx_clk_2x_16 CLK tx_clk_2x_16 rx_out_clk_div2_16 CLK rx_out_clk_div2_16 tx_out_clk_div2_16 CLK tx_out_clk_div2_16 rx_clk_2x_17 CLK rx_clk_2x_17 tx_clk_2x_17 CLK tx_clk_2x_17 rx_out_clk_div2_17 CLK rx_out_clk_div2_17 tx_out_clk_div2_17 CLK tx_out_clk_div2_17 rx_clk_2x_18 CLK rx_clk_2x_18 tx_clk_2x_18 CLK tx_clk_2x_18 rx_out_clk_div2_18 CLK rx_out_clk_div2_18 tx_out_clk_div2_18 CLK tx_out_clk_div2_18 rx_clk_2x_19 CLK rx_clk_2x_19 tx_clk_2x_19 CLK tx_clk_2x_19 rx_out_clk_div2_19 CLK rx_out_clk_div2_19 tx_out_clk_div2_19 CLK tx_out_clk_div2_19 rx_clk_2x_20 CLK rx_clk_2x_20 tx_clk_2x_20 CLK tx_clk_2x_20 rx_out_clk_div2_20 CLK rx_out_clk_div2_20 tx_out_clk_div2_20 CLK tx_out_clk_div2_20 rx_clk_2x_21 CLK rx_clk_2x_21 tx_clk_2x_21 CLK tx_clk_2x_21 rx_out_clk_div2_21 CLK rx_out_clk_div2_21 tx_out_clk_div2_21 CLK tx_out_clk_div2_21 rx_clk_2x_22 CLK rx_clk_2x_22 tx_clk_2x_22 CLK tx_clk_2x_22 rx_out_clk_div2_22 CLK rx_out_clk_div2_22 tx_out_clk_div2_22 CLK tx_out_clk_div2_22 rx_clk_2x_23 CLK rx_clk_2x_23 tx_clk_2x_23 CLK tx_clk_2x_23 rx_out_clk_div2_23 CLK rx_out_clk_div2_23 tx_out_clk_div2_23 CLK tx_out_clk_div2_23 rx_clk_2x_24 CLK rx_clk_2x_24 tx_clk_2x_24 CLK tx_clk_2x_24 rx_out_clk_div2_24 CLK rx_out_clk_div2_24 tx_out_clk_div2_24 CLK tx_out_clk_div2_24 rx_clk_2x_25 CLK rx_clk_2x_25 tx_clk_2x_25 CLK tx_clk_2x_25 rx_out_clk_div2_25 CLK rx_out_clk_div2_25 tx_out_clk_div2_25 CLK tx_out_clk_div2_25 rx_clk_2x_26 CLK rx_clk_2x_26 tx_clk_2x_26 CLK tx_clk_2x_26 rx_out_clk_div2_26 CLK rx_out_clk_div2_26 tx_out_clk_div2_26 CLK tx_out_clk_div2_26 rx_clk_2x_27 CLK rx_clk_2x_27 tx_clk_2x_27 CLK tx_clk_2x_27 rx_out_clk_div2_27 CLK rx_out_clk_div2_27 tx_out_clk_div2_27 CLK tx_out_clk_div2_27 rx_clk_2x_28 CLK rx_clk_2x_28 tx_clk_2x_28 CLK tx_clk_2x_28 rx_out_clk_div2_28 CLK rx_out_clk_div2_28 tx_out_clk_div2_28 CLK tx_out_clk_div2_28 rx_clk_2x_29 CLK rx_clk_2x_29 tx_clk_2x_29 CLK tx_clk_2x_29 rx_out_clk_div2_29 CLK rx_out_clk_div2_29 tx_out_clk_div2_29 CLK tx_out_clk_div2_29 rx_clk_2x_30 CLK rx_clk_2x_30 tx_clk_2x_30 CLK tx_clk_2x_30 rx_out_clk_div2_30 CLK rx_out_clk_div2_30 tx_out_clk_div2_30 CLK tx_out_clk_div2_30 rx_clk_2x_31 CLK rx_clk_2x_31 tx_clk_2x_31 CLK tx_clk_2x_31 rx_out_clk_div2_31 CLK rx_out_clk_div2_31 tx_out_clk_div2_31 CLK tx_out_clk_div2_31 up_rstn RST up_rstn POLARITY ACTIVE_LOW up_rx_rst_0 RST up_rx_rst_0 up_tx_rst_0 RST up_tx_rst_0 up_cpll_rst_0 RST up_cpll_rst_0 up_qpll_rst_0 RST up_qpll_rst_0 up_rx_rst_1 RST up_rx_rst_1 up_tx_rst_1 RST up_tx_rst_1 up_cpll_rst_1 RST up_cpll_rst_1 up_rx_rst_2 RST up_rx_rst_2 up_tx_rst_2 RST up_tx_rst_2 up_cpll_rst_2 RST up_cpll_rst_2 up_rx_rst_3 RST up_rx_rst_3 up_tx_rst_3 RST up_tx_rst_3 up_cpll_rst_3 RST up_cpll_rst_3 up_rx_rst_4 RST up_rx_rst_4 up_tx_rst_4 RST up_tx_rst_4 up_cpll_rst_4 RST up_cpll_rst_4 up_qpll_rst_4 RST up_qpll_rst_4 up_rx_rst_5 RST up_rx_rst_5 up_tx_rst_5 RST up_tx_rst_5 up_cpll_rst_5 RST up_cpll_rst_5 up_rx_rst_6 RST up_rx_rst_6 up_tx_rst_6 RST up_tx_rst_6 up_cpll_rst_6 RST up_cpll_rst_6 up_rx_rst_7 RST up_rx_rst_7 up_tx_rst_7 RST up_tx_rst_7 up_cpll_rst_7 RST up_cpll_rst_7 up_rx_rst_8 RST up_rx_rst_8 up_tx_rst_8 RST up_tx_rst_8 up_cpll_rst_8 RST up_cpll_rst_8 up_qpll_rst_8 RST up_qpll_rst_8 up_rx_rst_9 RST up_rx_rst_9 up_tx_rst_9 RST up_tx_rst_9 up_cpll_rst_9 RST up_cpll_rst_9 up_rx_rst_10 RST up_rx_rst_10 up_tx_rst_10 RST up_tx_rst_10 up_cpll_rst_10 RST up_cpll_rst_10 up_rx_rst_11 RST up_rx_rst_11 up_tx_rst_11 RST up_tx_rst_11 up_cpll_rst_11 RST up_cpll_rst_11 up_rx_rst_12 RST up_rx_rst_12 up_tx_rst_12 RST up_tx_rst_12 up_cpll_rst_12 RST up_cpll_rst_12 up_qpll_rst_12 RST up_qpll_rst_12 up_rx_rst_13 RST up_rx_rst_13 up_tx_rst_13 RST up_tx_rst_13 up_cpll_rst_13 RST up_cpll_rst_13 up_rx_rst_14 RST up_rx_rst_14 up_tx_rst_14 RST up_tx_rst_14 up_cpll_rst_14 RST up_cpll_rst_14 up_rx_rst_15 RST up_rx_rst_15 up_tx_rst_15 RST up_tx_rst_15 up_cpll_rst_15 RST up_cpll_rst_15 up_rx_rst_16 RST up_rx_rst_16 up_tx_rst_16 RST up_tx_rst_16 up_cpll_rst_16 RST up_cpll_rst_16 up_qpll_rst_16 RST up_qpll_rst_16 up_rx_rst_17 RST up_rx_rst_17 up_tx_rst_17 RST up_tx_rst_17 up_cpll_rst_17 RST up_cpll_rst_17 up_rx_rst_18 RST up_rx_rst_18 up_tx_rst_18 RST up_tx_rst_18 up_cpll_rst_18 RST up_cpll_rst_18 up_rx_rst_19 RST up_rx_rst_19 up_tx_rst_19 RST up_tx_rst_19 up_cpll_rst_19 RST up_cpll_rst_19 up_rx_rst_20 RST up_rx_rst_20 up_tx_rst_20 RST up_tx_rst_20 up_cpll_rst_20 RST up_cpll_rst_20 up_qpll_rst_20 RST up_qpll_rst_20 up_rx_rst_21 RST up_rx_rst_21 up_tx_rst_21 RST up_tx_rst_21 up_cpll_rst_21 RST up_cpll_rst_21 up_rx_rst_22 RST up_rx_rst_22 up_tx_rst_22 RST up_tx_rst_22 up_cpll_rst_22 RST up_cpll_rst_22 up_rx_rst_23 RST up_rx_rst_23 up_tx_rst_23 RST up_tx_rst_23 up_cpll_rst_23 RST up_cpll_rst_23 up_rx_rst_24 RST up_rx_rst_24 up_tx_rst_24 RST up_tx_rst_24 up_cpll_rst_24 RST up_cpll_rst_24 up_qpll_rst_24 RST up_qpll_rst_24 up_rx_rst_25 RST up_rx_rst_25 up_tx_rst_25 RST up_tx_rst_25 up_cpll_rst_25 RST up_cpll_rst_25 up_rx_rst_26 RST up_rx_rst_26 up_tx_rst_26 RST up_tx_rst_26 up_cpll_rst_26 RST up_cpll_rst_26 up_rx_rst_27 RST up_rx_rst_27 up_tx_rst_27 RST up_tx_rst_27 up_cpll_rst_27 RST up_cpll_rst_27 up_rx_rst_28 RST up_rx_rst_28 up_tx_rst_28 RST up_tx_rst_28 up_cpll_rst_28 RST up_cpll_rst_28 up_qpll_rst_28 RST up_qpll_rst_28 up_rx_rst_29 RST up_rx_rst_29 up_tx_rst_29 RST up_tx_rst_29 up_cpll_rst_29 RST up_cpll_rst_29 up_rx_rst_30 RST up_rx_rst_30 up_tx_rst_30 RST up_tx_rst_30 up_cpll_rst_30 RST up_cpll_rst_30 up_rx_rst_31 RST up_rx_rst_31 up_tx_rst_31 RST up_tx_rst_31 up_cpll_rst_31 RST up_cpll_rst_31 up_cm_0 enb up_cm_enb_0 addr up_cm_addr_0 wr up_cm_wr_0 wdata up_cm_wdata_0 rdata up_cm_rdata_0 ready up_cm_ready_0 true up_es_0 enb up_es_enb_0 addr up_es_addr_0 wr up_es_wr_0 wdata up_es_wdata_0 rdata up_es_rdata_0 reset up_es_reset_0 ready up_es_ready_0 true up_rx_0 pll_locked up_rx_pll_locked_0 rst up_rx_rst_0 user_ready up_rx_user_ready_0 rst_done up_rx_rst_done_0 prbssel up_rx_prbssel_0 prbscntreset up_rx_prbscntreset_0 prbserr up_rx_prbserr_0 prbslocked up_rx_prbslocked_0 bufstatus up_rx_bufstatus_0 bufstatus_rst up_rx_bufstatus_rst_0 lpm_dfe_n up_rx_lpm_dfe_n_0 rate up_rx_rate_0 sys_clk_sel up_rx_sys_clk_sel_0 out_clk_sel up_rx_out_clk_sel_0 enb up_rx_enb_0 addr up_rx_addr_0 wr up_rx_wr_0 wdata up_rx_wdata_0 rdata up_rx_rdata_0 ready up_rx_ready_0 true up_tx_0 pll_locked up_tx_pll_locked_0 rst up_tx_rst_0 user_ready up_tx_user_ready_0 rst_done up_tx_rst_done_0 prbsforceerr up_tx_prbsforceerr_0 prbssel up_tx_prbssel_0 bufstatus up_tx_bufstatus_0 lpm_dfe_n up_tx_lpm_dfe_n_0 rate up_tx_rate_0 sys_clk_sel up_tx_sys_clk_sel_0 out_clk_sel up_tx_out_clk_sel_0 tx_diffctrl up_tx_diffctrl_0 tx_postcursor up_tx_postcursor_0 tx_precursor up_tx_precursor_0 enb up_tx_enb_0 addr up_tx_addr_0 wr up_tx_wr_0 wdata up_tx_wdata_0 rdata up_tx_rdata_0 ready up_tx_ready_0 true rx_0 rxcharisk rx_charisk_0 rxnotintable rx_notintable_0 rxdisperr rx_disperr_0 rxdata rx_data_0 rxheader rx_header_0 rxblock_sync rx_block_sync_0 true tx_0 txcharisk tx_charisk_0 txdata tx_data_0 txheader tx_header_0 true up_es_1 enb up_es_enb_1 addr up_es_addr_1 wr up_es_wr_1 wdata up_es_wdata_1 rdata up_es_rdata_1 reset up_es_reset_1 ready up_es_ready_1 true up_rx_1 pll_locked up_rx_pll_locked_1 rst up_rx_rst_1 user_ready up_rx_user_ready_1 rst_done up_rx_rst_done_1 prbssel up_rx_prbssel_1 prbscntreset up_rx_prbscntreset_1 prbserr up_rx_prbserr_1 prbslocked up_rx_prbslocked_1 bufstatus up_rx_bufstatus_1 bufstatus_rst up_rx_bufstatus_rst_1 lpm_dfe_n up_rx_lpm_dfe_n_1 rate up_rx_rate_1 sys_clk_sel up_rx_sys_clk_sel_1 out_clk_sel up_rx_out_clk_sel_1 enb up_rx_enb_1 addr up_rx_addr_1 wr up_rx_wr_1 wdata up_rx_wdata_1 rdata up_rx_rdata_1 ready up_rx_ready_1 true up_tx_1 pll_locked up_tx_pll_locked_1 rst up_tx_rst_1 user_ready up_tx_user_ready_1 rst_done up_tx_rst_done_1 prbsforceerr up_tx_prbsforceerr_1 prbssel up_tx_prbssel_1 bufstatus up_tx_bufstatus_1 lpm_dfe_n up_tx_lpm_dfe_n_1 rate up_tx_rate_1 sys_clk_sel up_tx_sys_clk_sel_1 out_clk_sel up_tx_out_clk_sel_1 tx_diffctrl up_tx_diffctrl_1 tx_postcursor up_tx_postcursor_1 tx_precursor up_tx_precursor_1 enb up_tx_enb_1 addr up_tx_addr_1 wr up_tx_wr_1 wdata up_tx_wdata_1 rdata up_tx_rdata_1 ready up_tx_ready_1 true rx_1 rxcharisk rx_charisk_1 rxnotintable rx_notintable_1 rxdisperr rx_disperr_1 rxdata rx_data_1 rxheader rx_header_1 rxblock_sync rx_block_sync_1 true tx_1 txcharisk tx_charisk_1 txdata tx_data_1 txheader tx_header_1 true up_es_2 enb up_es_enb_2 addr up_es_addr_2 wr up_es_wr_2 wdata up_es_wdata_2 rdata up_es_rdata_2 reset up_es_reset_2 ready up_es_ready_2 true up_rx_2 pll_locked up_rx_pll_locked_2 rst up_rx_rst_2 user_ready up_rx_user_ready_2 rst_done up_rx_rst_done_2 prbssel up_rx_prbssel_2 prbscntreset up_rx_prbscntreset_2 prbserr up_rx_prbserr_2 prbslocked up_rx_prbslocked_2 bufstatus up_rx_bufstatus_2 bufstatus_rst up_rx_bufstatus_rst_2 lpm_dfe_n up_rx_lpm_dfe_n_2 rate up_rx_rate_2 sys_clk_sel up_rx_sys_clk_sel_2 out_clk_sel up_rx_out_clk_sel_2 enb up_rx_enb_2 addr up_rx_addr_2 wr up_rx_wr_2 wdata up_rx_wdata_2 rdata up_rx_rdata_2 ready up_rx_ready_2 true up_tx_2 pll_locked up_tx_pll_locked_2 rst up_tx_rst_2 user_ready up_tx_user_ready_2 rst_done up_tx_rst_done_2 prbsforceerr up_tx_prbsforceerr_2 prbssel up_tx_prbssel_2 bufstatus up_tx_bufstatus_2 lpm_dfe_n up_tx_lpm_dfe_n_2 rate up_tx_rate_2 sys_clk_sel up_tx_sys_clk_sel_2 out_clk_sel up_tx_out_clk_sel_2 tx_diffctrl up_tx_diffctrl_2 tx_postcursor up_tx_postcursor_2 tx_precursor up_tx_precursor_2 enb up_tx_enb_2 addr up_tx_addr_2 wr up_tx_wr_2 wdata up_tx_wdata_2 rdata up_tx_rdata_2 ready up_tx_ready_2 true rx_2 rxcharisk rx_charisk_2 rxnotintable rx_notintable_2 rxdisperr rx_disperr_2 rxdata rx_data_2 rxheader rx_header_2 rxblock_sync rx_block_sync_2 true tx_2 txcharisk tx_charisk_2 txdata tx_data_2 txheader tx_header_2 true up_es_3 enb up_es_enb_3 addr up_es_addr_3 wr up_es_wr_3 wdata up_es_wdata_3 rdata up_es_rdata_3 reset up_es_reset_3 ready up_es_ready_3 true up_rx_3 pll_locked up_rx_pll_locked_3 rst up_rx_rst_3 user_ready up_rx_user_ready_3 rst_done up_rx_rst_done_3 prbssel up_rx_prbssel_3 prbscntreset up_rx_prbscntreset_3 prbserr up_rx_prbserr_3 prbslocked up_rx_prbslocked_3 bufstatus up_rx_bufstatus_3 bufstatus_rst up_rx_bufstatus_rst_3 lpm_dfe_n up_rx_lpm_dfe_n_3 rate up_rx_rate_3 sys_clk_sel up_rx_sys_clk_sel_3 out_clk_sel up_rx_out_clk_sel_3 enb up_rx_enb_3 addr up_rx_addr_3 wr up_rx_wr_3 wdata up_rx_wdata_3 rdata up_rx_rdata_3 ready up_rx_ready_3 true up_tx_3 pll_locked up_tx_pll_locked_3 rst up_tx_rst_3 user_ready up_tx_user_ready_3 rst_done up_tx_rst_done_3 prbsforceerr up_tx_prbsforceerr_3 prbssel up_tx_prbssel_3 bufstatus up_tx_bufstatus_3 lpm_dfe_n up_tx_lpm_dfe_n_3 rate up_tx_rate_3 sys_clk_sel up_tx_sys_clk_sel_3 out_clk_sel up_tx_out_clk_sel_3 tx_diffctrl up_tx_diffctrl_3 tx_postcursor up_tx_postcursor_3 tx_precursor up_tx_precursor_3 enb up_tx_enb_3 addr up_tx_addr_3 wr up_tx_wr_3 wdata up_tx_wdata_3 rdata up_tx_rdata_3 ready up_tx_ready_3 true rx_3 rxcharisk rx_charisk_3 rxnotintable rx_notintable_3 rxdisperr rx_disperr_3 rxdata rx_data_3 rxheader rx_header_3 rxblock_sync rx_block_sync_3 true tx_3 txcharisk tx_charisk_3 txdata tx_data_3 txheader tx_header_3 true up_cm_4 enb up_cm_enb_4 addr up_cm_addr_4 wr up_cm_wr_4 wdata up_cm_wdata_4 rdata up_cm_rdata_4 ready up_cm_ready_4 true up_es_4 enb up_es_enb_4 addr up_es_addr_4 wr up_es_wr_4 wdata up_es_wdata_4 rdata up_es_rdata_4 reset up_es_reset_4 ready up_es_ready_4 true up_rx_4 pll_locked up_rx_pll_locked_4 rst up_rx_rst_4 user_ready up_rx_user_ready_4 rst_done up_rx_rst_done_4 prbssel up_rx_prbssel_4 prbscntreset up_rx_prbscntreset_4 prbserr up_rx_prbserr_4 prbslocked up_rx_prbslocked_4 bufstatus up_rx_bufstatus_4 bufstatus_rst up_rx_bufstatus_rst_4 lpm_dfe_n up_rx_lpm_dfe_n_4 rate up_rx_rate_4 sys_clk_sel up_rx_sys_clk_sel_4 out_clk_sel up_rx_out_clk_sel_4 enb up_rx_enb_4 addr up_rx_addr_4 wr up_rx_wr_4 wdata up_rx_wdata_4 rdata up_rx_rdata_4 ready up_rx_ready_4 true up_tx_4 pll_locked up_tx_pll_locked_4 rst up_tx_rst_4 user_ready up_tx_user_ready_4 rst_done up_tx_rst_done_4 prbsforceerr up_tx_prbsforceerr_4 prbssel up_tx_prbssel_4 bufstatus up_tx_bufstatus_4 lpm_dfe_n up_tx_lpm_dfe_n_4 rate up_tx_rate_4 sys_clk_sel up_tx_sys_clk_sel_4 out_clk_sel up_tx_out_clk_sel_4 tx_diffctrl up_tx_diffctrl_4 tx_postcursor up_tx_postcursor_4 tx_precursor up_tx_precursor_4 enb up_tx_enb_4 addr up_tx_addr_4 wr up_tx_wr_4 wdata up_tx_wdata_4 rdata up_tx_rdata_4 ready up_tx_ready_4 true rx_4 rxcharisk rx_charisk_4 rxnotintable rx_notintable_4 rxdisperr rx_disperr_4 rxdata rx_data_4 rxheader rx_header_4 rxblock_sync rx_block_sync_4 true tx_4 txcharisk tx_charisk_4 txdata tx_data_4 txheader tx_header_4 true up_es_5 enb up_es_enb_5 addr up_es_addr_5 wr up_es_wr_5 wdata up_es_wdata_5 rdata up_es_rdata_5 reset up_es_reset_5 ready up_es_ready_5 true up_rx_5 pll_locked up_rx_pll_locked_5 rst up_rx_rst_5 user_ready up_rx_user_ready_5 rst_done up_rx_rst_done_5 prbssel up_rx_prbssel_5 prbscntreset up_rx_prbscntreset_5 prbserr up_rx_prbserr_5 prbslocked up_rx_prbslocked_5 bufstatus up_rx_bufstatus_5 bufstatus_rst up_rx_bufstatus_rst_5 lpm_dfe_n up_rx_lpm_dfe_n_5 rate up_rx_rate_5 sys_clk_sel up_rx_sys_clk_sel_5 out_clk_sel up_rx_out_clk_sel_5 enb up_rx_enb_5 addr up_rx_addr_5 wr up_rx_wr_5 wdata up_rx_wdata_5 rdata up_rx_rdata_5 ready up_rx_ready_5 true up_tx_5 pll_locked up_tx_pll_locked_5 rst up_tx_rst_5 user_ready up_tx_user_ready_5 rst_done up_tx_rst_done_5 prbsforceerr up_tx_prbsforceerr_5 prbssel up_tx_prbssel_5 bufstatus up_tx_bufstatus_5 lpm_dfe_n up_tx_lpm_dfe_n_5 rate up_tx_rate_5 sys_clk_sel up_tx_sys_clk_sel_5 out_clk_sel up_tx_out_clk_sel_5 tx_diffctrl up_tx_diffctrl_5 tx_postcursor up_tx_postcursor_5 tx_precursor up_tx_precursor_5 enb up_tx_enb_5 addr up_tx_addr_5 wr up_tx_wr_5 wdata up_tx_wdata_5 rdata up_tx_rdata_5 ready up_tx_ready_5 true rx_5 rxcharisk rx_charisk_5 rxnotintable rx_notintable_5 rxdisperr rx_disperr_5 rxdata rx_data_5 rxheader rx_header_5 rxblock_sync rx_block_sync_5 true tx_5 txcharisk tx_charisk_5 txdata tx_data_5 txheader tx_header_5 true up_es_6 enb up_es_enb_6 addr up_es_addr_6 wr up_es_wr_6 wdata up_es_wdata_6 rdata up_es_rdata_6 reset up_es_reset_6 ready up_es_ready_6 true up_rx_6 pll_locked up_rx_pll_locked_6 rst up_rx_rst_6 user_ready up_rx_user_ready_6 rst_done up_rx_rst_done_6 prbssel up_rx_prbssel_6 prbscntreset up_rx_prbscntreset_6 prbserr up_rx_prbserr_6 prbslocked up_rx_prbslocked_6 bufstatus up_rx_bufstatus_6 bufstatus_rst up_rx_bufstatus_rst_6 lpm_dfe_n up_rx_lpm_dfe_n_6 rate up_rx_rate_6 sys_clk_sel up_rx_sys_clk_sel_6 out_clk_sel up_rx_out_clk_sel_6 enb up_rx_enb_6 addr up_rx_addr_6 wr up_rx_wr_6 wdata up_rx_wdata_6 rdata up_rx_rdata_6 ready up_rx_ready_6 true up_tx_6 pll_locked up_tx_pll_locked_6 rst up_tx_rst_6 user_ready up_tx_user_ready_6 rst_done up_tx_rst_done_6 prbsforceerr up_tx_prbsforceerr_6 prbssel up_tx_prbssel_6 bufstatus up_tx_bufstatus_6 lpm_dfe_n up_tx_lpm_dfe_n_6 rate up_tx_rate_6 sys_clk_sel up_tx_sys_clk_sel_6 out_clk_sel up_tx_out_clk_sel_6 tx_diffctrl up_tx_diffctrl_6 tx_postcursor up_tx_postcursor_6 tx_precursor up_tx_precursor_6 enb up_tx_enb_6 addr up_tx_addr_6 wr up_tx_wr_6 wdata up_tx_wdata_6 rdata up_tx_rdata_6 ready up_tx_ready_6 true rx_6 rxcharisk rx_charisk_6 rxnotintable rx_notintable_6 rxdisperr rx_disperr_6 rxdata rx_data_6 rxheader rx_header_6 rxblock_sync rx_block_sync_6 true tx_6 txcharisk tx_charisk_6 txdata tx_data_6 txheader tx_header_6 true up_es_7 enb up_es_enb_7 addr up_es_addr_7 wr up_es_wr_7 wdata up_es_wdata_7 rdata up_es_rdata_7 reset up_es_reset_7 ready up_es_ready_7 true up_rx_7 pll_locked up_rx_pll_locked_7 rst up_rx_rst_7 user_ready up_rx_user_ready_7 rst_done up_rx_rst_done_7 prbssel up_rx_prbssel_7 prbscntreset up_rx_prbscntreset_7 prbserr up_rx_prbserr_7 prbslocked up_rx_prbslocked_7 bufstatus up_rx_bufstatus_7 bufstatus_rst up_rx_bufstatus_rst_7 lpm_dfe_n up_rx_lpm_dfe_n_7 rate up_rx_rate_7 sys_clk_sel up_rx_sys_clk_sel_7 out_clk_sel up_rx_out_clk_sel_7 enb up_rx_enb_7 addr up_rx_addr_7 wr up_rx_wr_7 wdata up_rx_wdata_7 rdata up_rx_rdata_7 ready up_rx_ready_7 true up_tx_7 pll_locked up_tx_pll_locked_7 rst up_tx_rst_7 user_ready up_tx_user_ready_7 rst_done up_tx_rst_done_7 prbsforceerr up_tx_prbsforceerr_7 prbssel up_tx_prbssel_7 bufstatus up_tx_bufstatus_7 lpm_dfe_n up_tx_lpm_dfe_n_7 rate up_tx_rate_7 sys_clk_sel up_tx_sys_clk_sel_7 out_clk_sel up_tx_out_clk_sel_7 tx_diffctrl up_tx_diffctrl_7 tx_postcursor up_tx_postcursor_7 tx_precursor up_tx_precursor_7 enb up_tx_enb_7 addr up_tx_addr_7 wr up_tx_wr_7 wdata up_tx_wdata_7 rdata up_tx_rdata_7 ready up_tx_ready_7 true rx_7 rxcharisk rx_charisk_7 rxnotintable rx_notintable_7 rxdisperr rx_disperr_7 rxdata rx_data_7 rxheader rx_header_7 rxblock_sync rx_block_sync_7 true tx_7 txcharisk tx_charisk_7 txdata tx_data_7 txheader tx_header_7 true up_cm_8 enb up_cm_enb_8 addr up_cm_addr_8 wr up_cm_wr_8 wdata up_cm_wdata_8 rdata up_cm_rdata_8 ready up_cm_ready_8 false up_es_8 enb up_es_enb_8 addr up_es_addr_8 wr up_es_wr_8 wdata up_es_wdata_8 rdata up_es_rdata_8 reset up_es_reset_8 ready up_es_ready_8 false up_rx_8 pll_locked up_rx_pll_locked_8 rst up_rx_rst_8 user_ready up_rx_user_ready_8 rst_done up_rx_rst_done_8 prbssel up_rx_prbssel_8 prbscntreset up_rx_prbscntreset_8 prbserr up_rx_prbserr_8 prbslocked up_rx_prbslocked_8 bufstatus up_rx_bufstatus_8 bufstatus_rst up_rx_bufstatus_rst_8 lpm_dfe_n up_rx_lpm_dfe_n_8 rate up_rx_rate_8 sys_clk_sel up_rx_sys_clk_sel_8 out_clk_sel up_rx_out_clk_sel_8 enb up_rx_enb_8 addr up_rx_addr_8 wr up_rx_wr_8 wdata up_rx_wdata_8 rdata up_rx_rdata_8 ready up_rx_ready_8 false up_tx_8 pll_locked up_tx_pll_locked_8 rst up_tx_rst_8 user_ready up_tx_user_ready_8 rst_done up_tx_rst_done_8 prbsforceerr up_tx_prbsforceerr_8 prbssel up_tx_prbssel_8 bufstatus up_tx_bufstatus_8 lpm_dfe_n up_tx_lpm_dfe_n_8 rate up_tx_rate_8 sys_clk_sel up_tx_sys_clk_sel_8 out_clk_sel up_tx_out_clk_sel_8 tx_diffctrl up_tx_diffctrl_8 tx_postcursor up_tx_postcursor_8 tx_precursor up_tx_precursor_8 enb up_tx_enb_8 addr up_tx_addr_8 wr up_tx_wr_8 wdata up_tx_wdata_8 rdata up_tx_rdata_8 ready up_tx_ready_8 false rx_8 rxcharisk rx_charisk_8 rxnotintable rx_notintable_8 rxdisperr rx_disperr_8 rxdata rx_data_8 rxheader rx_header_8 rxblock_sync rx_block_sync_8 false tx_8 txcharisk tx_charisk_8 txdata tx_data_8 txheader tx_header_8 false up_es_9 enb up_es_enb_9 addr up_es_addr_9 wr up_es_wr_9 wdata up_es_wdata_9 rdata up_es_rdata_9 reset up_es_reset_9 ready up_es_ready_9 false up_rx_9 pll_locked up_rx_pll_locked_9 rst up_rx_rst_9 user_ready up_rx_user_ready_9 rst_done up_rx_rst_done_9 prbssel up_rx_prbssel_9 prbscntreset up_rx_prbscntreset_9 prbserr up_rx_prbserr_9 prbslocked up_rx_prbslocked_9 bufstatus up_rx_bufstatus_9 bufstatus_rst up_rx_bufstatus_rst_9 lpm_dfe_n up_rx_lpm_dfe_n_9 rate up_rx_rate_9 sys_clk_sel up_rx_sys_clk_sel_9 out_clk_sel up_rx_out_clk_sel_9 enb up_rx_enb_9 addr up_rx_addr_9 wr up_rx_wr_9 wdata up_rx_wdata_9 rdata up_rx_rdata_9 ready up_rx_ready_9 false up_tx_9 pll_locked up_tx_pll_locked_9 rst up_tx_rst_9 user_ready up_tx_user_ready_9 rst_done up_tx_rst_done_9 prbsforceerr up_tx_prbsforceerr_9 prbssel up_tx_prbssel_9 bufstatus up_tx_bufstatus_9 lpm_dfe_n up_tx_lpm_dfe_n_9 rate up_tx_rate_9 sys_clk_sel up_tx_sys_clk_sel_9 out_clk_sel up_tx_out_clk_sel_9 tx_diffctrl up_tx_diffctrl_9 tx_postcursor up_tx_postcursor_9 tx_precursor up_tx_precursor_9 enb up_tx_enb_9 addr up_tx_addr_9 wr up_tx_wr_9 wdata up_tx_wdata_9 rdata up_tx_rdata_9 ready up_tx_ready_9 false rx_9 rxcharisk rx_charisk_9 rxnotintable rx_notintable_9 rxdisperr rx_disperr_9 rxdata rx_data_9 rxheader rx_header_9 rxblock_sync rx_block_sync_9 false tx_9 txcharisk tx_charisk_9 txdata tx_data_9 txheader tx_header_9 false up_es_10 enb up_es_enb_10 addr up_es_addr_10 wr up_es_wr_10 wdata up_es_wdata_10 rdata up_es_rdata_10 reset up_es_reset_10 ready up_es_ready_10 false up_rx_10 pll_locked up_rx_pll_locked_10 rst up_rx_rst_10 user_ready up_rx_user_ready_10 rst_done up_rx_rst_done_10 prbssel up_rx_prbssel_10 prbscntreset up_rx_prbscntreset_10 prbserr up_rx_prbserr_10 prbslocked up_rx_prbslocked_10 bufstatus up_rx_bufstatus_10 bufstatus_rst up_rx_bufstatus_rst_10 lpm_dfe_n up_rx_lpm_dfe_n_10 rate up_rx_rate_10 sys_clk_sel up_rx_sys_clk_sel_10 out_clk_sel up_rx_out_clk_sel_10 enb up_rx_enb_10 addr up_rx_addr_10 wr up_rx_wr_10 wdata up_rx_wdata_10 rdata up_rx_rdata_10 ready up_rx_ready_10 false up_tx_10 pll_locked up_tx_pll_locked_10 rst up_tx_rst_10 user_ready up_tx_user_ready_10 rst_done up_tx_rst_done_10 prbsforceerr up_tx_prbsforceerr_10 prbssel up_tx_prbssel_10 bufstatus up_tx_bufstatus_10 lpm_dfe_n up_tx_lpm_dfe_n_10 rate up_tx_rate_10 sys_clk_sel up_tx_sys_clk_sel_10 out_clk_sel up_tx_out_clk_sel_10 tx_diffctrl up_tx_diffctrl_10 tx_postcursor up_tx_postcursor_10 tx_precursor up_tx_precursor_10 enb up_tx_enb_10 addr up_tx_addr_10 wr up_tx_wr_10 wdata up_tx_wdata_10 rdata up_tx_rdata_10 ready up_tx_ready_10 false rx_10 rxcharisk rx_charisk_10 rxnotintable rx_notintable_10 rxdisperr rx_disperr_10 rxdata rx_data_10 rxheader rx_header_10 rxblock_sync rx_block_sync_10 false tx_10 txcharisk tx_charisk_10 txdata tx_data_10 txheader tx_header_10 false up_es_11 enb up_es_enb_11 addr up_es_addr_11 wr up_es_wr_11 wdata up_es_wdata_11 rdata up_es_rdata_11 reset up_es_reset_11 ready up_es_ready_11 false up_rx_11 pll_locked up_rx_pll_locked_11 rst up_rx_rst_11 user_ready up_rx_user_ready_11 rst_done up_rx_rst_done_11 prbssel up_rx_prbssel_11 prbscntreset up_rx_prbscntreset_11 prbserr up_rx_prbserr_11 prbslocked up_rx_prbslocked_11 bufstatus up_rx_bufstatus_11 bufstatus_rst up_rx_bufstatus_rst_11 lpm_dfe_n up_rx_lpm_dfe_n_11 rate up_rx_rate_11 sys_clk_sel up_rx_sys_clk_sel_11 out_clk_sel up_rx_out_clk_sel_11 enb up_rx_enb_11 addr up_rx_addr_11 wr up_rx_wr_11 wdata up_rx_wdata_11 rdata up_rx_rdata_11 ready up_rx_ready_11 false up_tx_11 pll_locked up_tx_pll_locked_11 rst up_tx_rst_11 user_ready up_tx_user_ready_11 rst_done up_tx_rst_done_11 prbsforceerr up_tx_prbsforceerr_11 prbssel up_tx_prbssel_11 bufstatus up_tx_bufstatus_11 lpm_dfe_n up_tx_lpm_dfe_n_11 rate up_tx_rate_11 sys_clk_sel up_tx_sys_clk_sel_11 out_clk_sel up_tx_out_clk_sel_11 tx_diffctrl up_tx_diffctrl_11 tx_postcursor up_tx_postcursor_11 tx_precursor up_tx_precursor_11 enb up_tx_enb_11 addr up_tx_addr_11 wr up_tx_wr_11 wdata up_tx_wdata_11 rdata up_tx_rdata_11 ready up_tx_ready_11 false rx_11 rxcharisk rx_charisk_11 rxnotintable rx_notintable_11 rxdisperr rx_disperr_11 rxdata rx_data_11 rxheader rx_header_11 rxblock_sync rx_block_sync_11 false tx_11 txcharisk tx_charisk_11 txdata tx_data_11 txheader tx_header_11 false up_cm_12 enb up_cm_enb_12 addr up_cm_addr_12 wr up_cm_wr_12 wdata up_cm_wdata_12 rdata up_cm_rdata_12 ready up_cm_ready_12 false up_es_12 enb up_es_enb_12 addr up_es_addr_12 wr up_es_wr_12 wdata up_es_wdata_12 rdata up_es_rdata_12 reset up_es_reset_12 ready up_es_ready_12 false up_rx_12 pll_locked up_rx_pll_locked_12 rst up_rx_rst_12 user_ready up_rx_user_ready_12 rst_done up_rx_rst_done_12 prbssel up_rx_prbssel_12 prbscntreset up_rx_prbscntreset_12 prbserr up_rx_prbserr_12 prbslocked up_rx_prbslocked_12 bufstatus up_rx_bufstatus_12 bufstatus_rst up_rx_bufstatus_rst_12 lpm_dfe_n up_rx_lpm_dfe_n_12 rate up_rx_rate_12 sys_clk_sel up_rx_sys_clk_sel_12 out_clk_sel up_rx_out_clk_sel_12 enb up_rx_enb_12 addr up_rx_addr_12 wr up_rx_wr_12 wdata up_rx_wdata_12 rdata up_rx_rdata_12 ready up_rx_ready_12 false up_tx_12 pll_locked up_tx_pll_locked_12 rst up_tx_rst_12 user_ready up_tx_user_ready_12 rst_done up_tx_rst_done_12 prbsforceerr up_tx_prbsforceerr_12 prbssel up_tx_prbssel_12 bufstatus up_tx_bufstatus_12 lpm_dfe_n up_tx_lpm_dfe_n_12 rate up_tx_rate_12 sys_clk_sel up_tx_sys_clk_sel_12 out_clk_sel up_tx_out_clk_sel_12 tx_diffctrl up_tx_diffctrl_12 tx_postcursor up_tx_postcursor_12 tx_precursor up_tx_precursor_12 enb up_tx_enb_12 addr up_tx_addr_12 wr up_tx_wr_12 wdata up_tx_wdata_12 rdata up_tx_rdata_12 ready up_tx_ready_12 false rx_12 rxcharisk rx_charisk_12 rxnotintable rx_notintable_12 rxdisperr rx_disperr_12 rxdata rx_data_12 rxheader rx_header_12 rxblock_sync rx_block_sync_12 false tx_12 txcharisk tx_charisk_12 txdata tx_data_12 txheader tx_header_12 false up_es_13 enb up_es_enb_13 addr up_es_addr_13 wr up_es_wr_13 wdata up_es_wdata_13 rdata up_es_rdata_13 reset up_es_reset_13 ready up_es_ready_13 false up_rx_13 pll_locked up_rx_pll_locked_13 rst up_rx_rst_13 user_ready up_rx_user_ready_13 rst_done up_rx_rst_done_13 prbssel up_rx_prbssel_13 prbscntreset up_rx_prbscntreset_13 prbserr up_rx_prbserr_13 prbslocked up_rx_prbslocked_13 bufstatus up_rx_bufstatus_13 bufstatus_rst up_rx_bufstatus_rst_13 lpm_dfe_n up_rx_lpm_dfe_n_13 rate up_rx_rate_13 sys_clk_sel up_rx_sys_clk_sel_13 out_clk_sel up_rx_out_clk_sel_13 enb up_rx_enb_13 addr up_rx_addr_13 wr up_rx_wr_13 wdata up_rx_wdata_13 rdata up_rx_rdata_13 ready up_rx_ready_13 false up_tx_13 pll_locked up_tx_pll_locked_13 rst up_tx_rst_13 user_ready up_tx_user_ready_13 rst_done up_tx_rst_done_13 prbsforceerr up_tx_prbsforceerr_13 prbssel up_tx_prbssel_13 bufstatus up_tx_bufstatus_13 lpm_dfe_n up_tx_lpm_dfe_n_13 rate up_tx_rate_13 sys_clk_sel up_tx_sys_clk_sel_13 out_clk_sel up_tx_out_clk_sel_13 tx_diffctrl up_tx_diffctrl_13 tx_postcursor up_tx_postcursor_13 tx_precursor up_tx_precursor_13 enb up_tx_enb_13 addr up_tx_addr_13 wr up_tx_wr_13 wdata up_tx_wdata_13 rdata up_tx_rdata_13 ready up_tx_ready_13 false rx_13 rxcharisk rx_charisk_13 rxnotintable rx_notintable_13 rxdisperr rx_disperr_13 rxdata rx_data_13 rxheader rx_header_13 rxblock_sync rx_block_sync_13 false tx_13 txcharisk tx_charisk_13 txdata tx_data_13 txheader tx_header_13 false up_es_14 enb up_es_enb_14 addr up_es_addr_14 wr up_es_wr_14 wdata up_es_wdata_14 rdata up_es_rdata_14 reset up_es_reset_14 ready up_es_ready_14 false up_rx_14 pll_locked up_rx_pll_locked_14 rst up_rx_rst_14 user_ready up_rx_user_ready_14 rst_done up_rx_rst_done_14 prbssel up_rx_prbssel_14 prbscntreset up_rx_prbscntreset_14 prbserr up_rx_prbserr_14 prbslocked up_rx_prbslocked_14 bufstatus up_rx_bufstatus_14 bufstatus_rst up_rx_bufstatus_rst_14 lpm_dfe_n up_rx_lpm_dfe_n_14 rate up_rx_rate_14 sys_clk_sel up_rx_sys_clk_sel_14 out_clk_sel up_rx_out_clk_sel_14 enb up_rx_enb_14 addr up_rx_addr_14 wr up_rx_wr_14 wdata up_rx_wdata_14 rdata up_rx_rdata_14 ready up_rx_ready_14 false up_tx_14 pll_locked up_tx_pll_locked_14 rst up_tx_rst_14 user_ready up_tx_user_ready_14 rst_done up_tx_rst_done_14 prbsforceerr up_tx_prbsforceerr_14 prbssel up_tx_prbssel_14 bufstatus up_tx_bufstatus_14 lpm_dfe_n up_tx_lpm_dfe_n_14 rate up_tx_rate_14 sys_clk_sel up_tx_sys_clk_sel_14 out_clk_sel up_tx_out_clk_sel_14 tx_diffctrl up_tx_diffctrl_14 tx_postcursor up_tx_postcursor_14 tx_precursor up_tx_precursor_14 enb up_tx_enb_14 addr up_tx_addr_14 wr up_tx_wr_14 wdata up_tx_wdata_14 rdata up_tx_rdata_14 ready up_tx_ready_14 false rx_14 rxcharisk rx_charisk_14 rxnotintable rx_notintable_14 rxdisperr rx_disperr_14 rxdata rx_data_14 rxheader rx_header_14 rxblock_sync rx_block_sync_14 false tx_14 txcharisk tx_charisk_14 txdata tx_data_14 txheader tx_header_14 false up_es_15 enb up_es_enb_15 addr up_es_addr_15 wr up_es_wr_15 wdata up_es_wdata_15 rdata up_es_rdata_15 reset up_es_reset_15 ready up_es_ready_15 false up_rx_15 pll_locked up_rx_pll_locked_15 rst up_rx_rst_15 user_ready up_rx_user_ready_15 rst_done up_rx_rst_done_15 prbssel up_rx_prbssel_15 prbscntreset up_rx_prbscntreset_15 prbserr up_rx_prbserr_15 prbslocked up_rx_prbslocked_15 bufstatus up_rx_bufstatus_15 bufstatus_rst up_rx_bufstatus_rst_15 lpm_dfe_n up_rx_lpm_dfe_n_15 rate up_rx_rate_15 sys_clk_sel up_rx_sys_clk_sel_15 out_clk_sel up_rx_out_clk_sel_15 enb up_rx_enb_15 addr up_rx_addr_15 wr up_rx_wr_15 wdata up_rx_wdata_15 rdata up_rx_rdata_15 ready up_rx_ready_15 false up_tx_15 pll_locked up_tx_pll_locked_15 rst up_tx_rst_15 user_ready up_tx_user_ready_15 rst_done up_tx_rst_done_15 prbsforceerr up_tx_prbsforceerr_15 prbssel up_tx_prbssel_15 bufstatus up_tx_bufstatus_15 lpm_dfe_n up_tx_lpm_dfe_n_15 rate up_tx_rate_15 sys_clk_sel up_tx_sys_clk_sel_15 out_clk_sel up_tx_out_clk_sel_15 tx_diffctrl up_tx_diffctrl_15 tx_postcursor up_tx_postcursor_15 tx_precursor up_tx_precursor_15 enb up_tx_enb_15 addr up_tx_addr_15 wr up_tx_wr_15 wdata up_tx_wdata_15 rdata up_tx_rdata_15 ready up_tx_ready_15 false rx_15 rxcharisk rx_charisk_15 rxnotintable rx_notintable_15 rxdisperr rx_disperr_15 rxdata rx_data_15 rxheader rx_header_15 rxblock_sync rx_block_sync_15 false tx_15 txcharisk tx_charisk_15 txdata tx_data_15 txheader tx_header_15 false up_cm_16 enb up_cm_enb_16 addr up_cm_addr_16 wr up_cm_wr_16 wdata up_cm_wdata_16 rdata up_cm_rdata_16 ready up_cm_ready_16 false up_es_16 enb up_es_enb_16 addr up_es_addr_16 wr up_es_wr_16 wdata up_es_wdata_16 rdata up_es_rdata_16 reset up_es_reset_16 ready up_es_ready_16 false up_rx_16 pll_locked up_rx_pll_locked_16 rst up_rx_rst_16 user_ready up_rx_user_ready_16 rst_done up_rx_rst_done_16 prbssel up_rx_prbssel_16 prbscntreset up_rx_prbscntreset_16 prbserr up_rx_prbserr_16 prbslocked up_rx_prbslocked_16 bufstatus up_rx_bufstatus_16 bufstatus_rst up_rx_bufstatus_rst_16 lpm_dfe_n up_rx_lpm_dfe_n_16 rate up_rx_rate_16 sys_clk_sel up_rx_sys_clk_sel_16 out_clk_sel up_rx_out_clk_sel_16 enb up_rx_enb_16 addr up_rx_addr_16 wr up_rx_wr_16 wdata up_rx_wdata_16 rdata up_rx_rdata_16 ready up_rx_ready_16 false up_tx_16 pll_locked up_tx_pll_locked_16 rst up_tx_rst_16 user_ready up_tx_user_ready_16 rst_done up_tx_rst_done_16 prbsforceerr up_tx_prbsforceerr_16 prbssel up_tx_prbssel_16 bufstatus up_tx_bufstatus_16 lpm_dfe_n up_tx_lpm_dfe_n_16 rate up_tx_rate_16 sys_clk_sel up_tx_sys_clk_sel_16 out_clk_sel up_tx_out_clk_sel_16 tx_diffctrl up_tx_diffctrl_16 tx_postcursor up_tx_postcursor_16 tx_precursor up_tx_precursor_16 enb up_tx_enb_16 addr up_tx_addr_16 wr up_tx_wr_16 wdata up_tx_wdata_16 rdata up_tx_rdata_16 ready up_tx_ready_16 false rx_16 rxcharisk rx_charisk_16 rxnotintable rx_notintable_16 rxdisperr rx_disperr_16 rxdata rx_data_16 rxheader rx_header_16 rxblock_sync rx_block_sync_16 false tx_16 txcharisk tx_charisk_16 txdata tx_data_16 txheader tx_header_16 false up_es_17 enb up_es_enb_17 addr up_es_addr_17 wr up_es_wr_17 wdata up_es_wdata_17 rdata up_es_rdata_17 reset up_es_reset_17 ready up_es_ready_17 false up_rx_17 pll_locked up_rx_pll_locked_17 rst up_rx_rst_17 user_ready up_rx_user_ready_17 rst_done up_rx_rst_done_17 prbssel up_rx_prbssel_17 prbscntreset up_rx_prbscntreset_17 prbserr up_rx_prbserr_17 prbslocked up_rx_prbslocked_17 bufstatus up_rx_bufstatus_17 bufstatus_rst up_rx_bufstatus_rst_17 lpm_dfe_n up_rx_lpm_dfe_n_17 rate up_rx_rate_17 sys_clk_sel up_rx_sys_clk_sel_17 out_clk_sel up_rx_out_clk_sel_17 enb up_rx_enb_17 addr up_rx_addr_17 wr up_rx_wr_17 wdata up_rx_wdata_17 rdata up_rx_rdata_17 ready up_rx_ready_17 false up_tx_17 pll_locked up_tx_pll_locked_17 rst up_tx_rst_17 user_ready up_tx_user_ready_17 rst_done up_tx_rst_done_17 prbsforceerr up_tx_prbsforceerr_17 prbssel up_tx_prbssel_17 bufstatus up_tx_bufstatus_17 lpm_dfe_n up_tx_lpm_dfe_n_17 rate up_tx_rate_17 sys_clk_sel up_tx_sys_clk_sel_17 out_clk_sel up_tx_out_clk_sel_17 tx_diffctrl up_tx_diffctrl_17 tx_postcursor up_tx_postcursor_17 tx_precursor up_tx_precursor_17 enb up_tx_enb_17 addr up_tx_addr_17 wr up_tx_wr_17 wdata up_tx_wdata_17 rdata up_tx_rdata_17 ready up_tx_ready_17 false rx_17 rxcharisk rx_charisk_17 rxnotintable rx_notintable_17 rxdisperr rx_disperr_17 rxdata rx_data_17 rxheader rx_header_17 rxblock_sync rx_block_sync_17 false tx_17 txcharisk tx_charisk_17 txdata tx_data_17 txheader tx_header_17 false up_es_18 enb up_es_enb_18 addr up_es_addr_18 wr up_es_wr_18 wdata up_es_wdata_18 rdata up_es_rdata_18 reset up_es_reset_18 ready up_es_ready_18 false up_rx_18 pll_locked up_rx_pll_locked_18 rst up_rx_rst_18 user_ready up_rx_user_ready_18 rst_done up_rx_rst_done_18 prbssel up_rx_prbssel_18 prbscntreset up_rx_prbscntreset_18 prbserr up_rx_prbserr_18 prbslocked up_rx_prbslocked_18 bufstatus up_rx_bufstatus_18 bufstatus_rst up_rx_bufstatus_rst_18 lpm_dfe_n up_rx_lpm_dfe_n_18 rate up_rx_rate_18 sys_clk_sel up_rx_sys_clk_sel_18 out_clk_sel up_rx_out_clk_sel_18 enb up_rx_enb_18 addr up_rx_addr_18 wr up_rx_wr_18 wdata up_rx_wdata_18 rdata up_rx_rdata_18 ready up_rx_ready_18 false up_tx_18 pll_locked up_tx_pll_locked_18 rst up_tx_rst_18 user_ready up_tx_user_ready_18 rst_done up_tx_rst_done_18 prbsforceerr up_tx_prbsforceerr_18 prbssel up_tx_prbssel_18 bufstatus up_tx_bufstatus_18 lpm_dfe_n up_tx_lpm_dfe_n_18 rate up_tx_rate_18 sys_clk_sel up_tx_sys_clk_sel_18 out_clk_sel up_tx_out_clk_sel_18 tx_diffctrl up_tx_diffctrl_18 tx_postcursor up_tx_postcursor_18 tx_precursor up_tx_precursor_18 enb up_tx_enb_18 addr up_tx_addr_18 wr up_tx_wr_18 wdata up_tx_wdata_18 rdata up_tx_rdata_18 ready up_tx_ready_18 false rx_18 rxcharisk rx_charisk_18 rxnotintable rx_notintable_18 rxdisperr rx_disperr_18 rxdata rx_data_18 rxheader rx_header_18 rxblock_sync rx_block_sync_18 false tx_18 txcharisk tx_charisk_18 txdata tx_data_18 txheader tx_header_18 false up_es_19 enb up_es_enb_19 addr up_es_addr_19 wr up_es_wr_19 wdata up_es_wdata_19 rdata up_es_rdata_19 reset up_es_reset_19 ready up_es_ready_19 false up_rx_19 pll_locked up_rx_pll_locked_19 rst up_rx_rst_19 user_ready up_rx_user_ready_19 rst_done up_rx_rst_done_19 prbssel up_rx_prbssel_19 prbscntreset up_rx_prbscntreset_19 prbserr up_rx_prbserr_19 prbslocked up_rx_prbslocked_19 bufstatus up_rx_bufstatus_19 bufstatus_rst up_rx_bufstatus_rst_19 lpm_dfe_n up_rx_lpm_dfe_n_19 rate up_rx_rate_19 sys_clk_sel up_rx_sys_clk_sel_19 out_clk_sel up_rx_out_clk_sel_19 enb up_rx_enb_19 addr up_rx_addr_19 wr up_rx_wr_19 wdata up_rx_wdata_19 rdata up_rx_rdata_19 ready up_rx_ready_19 false up_tx_19 pll_locked up_tx_pll_locked_19 rst up_tx_rst_19 user_ready up_tx_user_ready_19 rst_done up_tx_rst_done_19 prbsforceerr up_tx_prbsforceerr_19 prbssel up_tx_prbssel_19 bufstatus up_tx_bufstatus_19 lpm_dfe_n up_tx_lpm_dfe_n_19 rate up_tx_rate_19 sys_clk_sel up_tx_sys_clk_sel_19 out_clk_sel up_tx_out_clk_sel_19 tx_diffctrl up_tx_diffctrl_19 tx_postcursor up_tx_postcursor_19 tx_precursor up_tx_precursor_19 enb up_tx_enb_19 addr up_tx_addr_19 wr up_tx_wr_19 wdata up_tx_wdata_19 rdata up_tx_rdata_19 ready up_tx_ready_19 false rx_19 rxcharisk rx_charisk_19 rxnotintable rx_notintable_19 rxdisperr rx_disperr_19 rxdata rx_data_19 rxheader rx_header_19 rxblock_sync rx_block_sync_19 false tx_19 txcharisk tx_charisk_19 txdata tx_data_19 txheader tx_header_19 false up_cm_20 enb up_cm_enb_20 addr up_cm_addr_20 wr up_cm_wr_20 wdata up_cm_wdata_20 rdata up_cm_rdata_20 ready up_cm_ready_20 false up_es_20 enb up_es_enb_20 addr up_es_addr_20 wr up_es_wr_20 wdata up_es_wdata_20 rdata up_es_rdata_20 reset up_es_reset_20 ready up_es_ready_20 false up_rx_20 pll_locked up_rx_pll_locked_20 rst up_rx_rst_20 user_ready up_rx_user_ready_20 rst_done up_rx_rst_done_20 prbssel up_rx_prbssel_20 prbscntreset up_rx_prbscntreset_20 prbserr up_rx_prbserr_20 prbslocked up_rx_prbslocked_20 bufstatus up_rx_bufstatus_20 bufstatus_rst up_rx_bufstatus_rst_20 lpm_dfe_n up_rx_lpm_dfe_n_20 rate up_rx_rate_20 sys_clk_sel up_rx_sys_clk_sel_20 out_clk_sel up_rx_out_clk_sel_20 enb up_rx_enb_20 addr up_rx_addr_20 wr up_rx_wr_20 wdata up_rx_wdata_20 rdata up_rx_rdata_20 ready up_rx_ready_20 false up_tx_20 pll_locked up_tx_pll_locked_20 rst up_tx_rst_20 user_ready up_tx_user_ready_20 rst_done up_tx_rst_done_20 prbsforceerr up_tx_prbsforceerr_20 prbssel up_tx_prbssel_20 bufstatus up_tx_bufstatus_20 lpm_dfe_n up_tx_lpm_dfe_n_20 rate up_tx_rate_20 sys_clk_sel up_tx_sys_clk_sel_20 out_clk_sel up_tx_out_clk_sel_20 tx_diffctrl up_tx_diffctrl_20 tx_postcursor up_tx_postcursor_20 tx_precursor up_tx_precursor_20 enb up_tx_enb_20 addr up_tx_addr_20 wr up_tx_wr_20 wdata up_tx_wdata_20 rdata up_tx_rdata_20 ready up_tx_ready_20 false rx_20 rxcharisk rx_charisk_20 rxnotintable rx_notintable_20 rxdisperr rx_disperr_20 rxdata rx_data_20 rxheader rx_header_20 rxblock_sync rx_block_sync_20 false tx_20 txcharisk tx_charisk_20 txdata tx_data_20 txheader tx_header_20 false up_es_21 enb up_es_enb_21 addr up_es_addr_21 wr up_es_wr_21 wdata up_es_wdata_21 rdata up_es_rdata_21 reset up_es_reset_21 ready up_es_ready_21 false up_rx_21 pll_locked up_rx_pll_locked_21 rst up_rx_rst_21 user_ready up_rx_user_ready_21 rst_done up_rx_rst_done_21 prbssel up_rx_prbssel_21 prbscntreset up_rx_prbscntreset_21 prbserr up_rx_prbserr_21 prbslocked up_rx_prbslocked_21 bufstatus up_rx_bufstatus_21 bufstatus_rst up_rx_bufstatus_rst_21 lpm_dfe_n up_rx_lpm_dfe_n_21 rate up_rx_rate_21 sys_clk_sel up_rx_sys_clk_sel_21 out_clk_sel up_rx_out_clk_sel_21 enb up_rx_enb_21 addr up_rx_addr_21 wr up_rx_wr_21 wdata up_rx_wdata_21 rdata up_rx_rdata_21 ready up_rx_ready_21 false up_tx_21 pll_locked up_tx_pll_locked_21 rst up_tx_rst_21 user_ready up_tx_user_ready_21 rst_done up_tx_rst_done_21 prbsforceerr up_tx_prbsforceerr_21 prbssel up_tx_prbssel_21 bufstatus up_tx_bufstatus_21 lpm_dfe_n up_tx_lpm_dfe_n_21 rate up_tx_rate_21 sys_clk_sel up_tx_sys_clk_sel_21 out_clk_sel up_tx_out_clk_sel_21 tx_diffctrl up_tx_diffctrl_21 tx_postcursor up_tx_postcursor_21 tx_precursor up_tx_precursor_21 enb up_tx_enb_21 addr up_tx_addr_21 wr up_tx_wr_21 wdata up_tx_wdata_21 rdata up_tx_rdata_21 ready up_tx_ready_21 false rx_21 rxcharisk rx_charisk_21 rxnotintable rx_notintable_21 rxdisperr rx_disperr_21 rxdata rx_data_21 rxheader rx_header_21 rxblock_sync rx_block_sync_21 false tx_21 txcharisk tx_charisk_21 txdata tx_data_21 txheader tx_header_21 false up_es_22 enb up_es_enb_22 addr up_es_addr_22 wr up_es_wr_22 wdata up_es_wdata_22 rdata up_es_rdata_22 reset up_es_reset_22 ready up_es_ready_22 false up_rx_22 pll_locked up_rx_pll_locked_22 rst up_rx_rst_22 user_ready up_rx_user_ready_22 rst_done up_rx_rst_done_22 prbssel up_rx_prbssel_22 prbscntreset up_rx_prbscntreset_22 prbserr up_rx_prbserr_22 prbslocked up_rx_prbslocked_22 bufstatus up_rx_bufstatus_22 bufstatus_rst up_rx_bufstatus_rst_22 lpm_dfe_n up_rx_lpm_dfe_n_22 rate up_rx_rate_22 sys_clk_sel up_rx_sys_clk_sel_22 out_clk_sel up_rx_out_clk_sel_22 enb up_rx_enb_22 addr up_rx_addr_22 wr up_rx_wr_22 wdata up_rx_wdata_22 rdata up_rx_rdata_22 ready up_rx_ready_22 false up_tx_22 pll_locked up_tx_pll_locked_22 rst up_tx_rst_22 user_ready up_tx_user_ready_22 rst_done up_tx_rst_done_22 prbsforceerr up_tx_prbsforceerr_22 prbssel up_tx_prbssel_22 bufstatus up_tx_bufstatus_22 lpm_dfe_n up_tx_lpm_dfe_n_22 rate up_tx_rate_22 sys_clk_sel up_tx_sys_clk_sel_22 out_clk_sel up_tx_out_clk_sel_22 tx_diffctrl up_tx_diffctrl_22 tx_postcursor up_tx_postcursor_22 tx_precursor up_tx_precursor_22 enb up_tx_enb_22 addr up_tx_addr_22 wr up_tx_wr_22 wdata up_tx_wdata_22 rdata up_tx_rdata_22 ready up_tx_ready_22 false rx_22 rxcharisk rx_charisk_22 rxnotintable rx_notintable_22 rxdisperr rx_disperr_22 rxdata rx_data_22 rxheader rx_header_22 rxblock_sync rx_block_sync_22 false tx_22 txcharisk tx_charisk_22 txdata tx_data_22 txheader tx_header_22 false up_es_23 enb up_es_enb_23 addr up_es_addr_23 wr up_es_wr_23 wdata up_es_wdata_23 rdata up_es_rdata_23 reset up_es_reset_23 ready up_es_ready_23 false up_rx_23 pll_locked up_rx_pll_locked_23 rst up_rx_rst_23 user_ready up_rx_user_ready_23 rst_done up_rx_rst_done_23 prbssel up_rx_prbssel_23 prbscntreset up_rx_prbscntreset_23 prbserr up_rx_prbserr_23 prbslocked up_rx_prbslocked_23 bufstatus up_rx_bufstatus_23 bufstatus_rst up_rx_bufstatus_rst_23 lpm_dfe_n up_rx_lpm_dfe_n_23 rate up_rx_rate_23 sys_clk_sel up_rx_sys_clk_sel_23 out_clk_sel up_rx_out_clk_sel_23 enb up_rx_enb_23 addr up_rx_addr_23 wr up_rx_wr_23 wdata up_rx_wdata_23 rdata up_rx_rdata_23 ready up_rx_ready_23 false up_tx_23 pll_locked up_tx_pll_locked_23 rst up_tx_rst_23 user_ready up_tx_user_ready_23 rst_done up_tx_rst_done_23 prbsforceerr up_tx_prbsforceerr_23 prbssel up_tx_prbssel_23 bufstatus up_tx_bufstatus_23 lpm_dfe_n up_tx_lpm_dfe_n_23 rate up_tx_rate_23 sys_clk_sel up_tx_sys_clk_sel_23 out_clk_sel up_tx_out_clk_sel_23 tx_diffctrl up_tx_diffctrl_23 tx_postcursor up_tx_postcursor_23 tx_precursor up_tx_precursor_23 enb up_tx_enb_23 addr up_tx_addr_23 wr up_tx_wr_23 wdata up_tx_wdata_23 rdata up_tx_rdata_23 ready up_tx_ready_23 false rx_23 rxcharisk rx_charisk_23 rxnotintable rx_notintable_23 rxdisperr rx_disperr_23 rxdata rx_data_23 rxheader rx_header_23 rxblock_sync rx_block_sync_23 false tx_23 txcharisk tx_charisk_23 txdata tx_data_23 txheader tx_header_23 false up_cm_24 enb up_cm_enb_24 addr up_cm_addr_24 wr up_cm_wr_24 wdata up_cm_wdata_24 rdata up_cm_rdata_24 ready up_cm_ready_24 false up_es_24 enb up_es_enb_24 addr up_es_addr_24 wr up_es_wr_24 wdata up_es_wdata_24 rdata up_es_rdata_24 reset up_es_reset_24 ready up_es_ready_24 false up_rx_24 pll_locked up_rx_pll_locked_24 rst up_rx_rst_24 user_ready up_rx_user_ready_24 rst_done up_rx_rst_done_24 prbssel up_rx_prbssel_24 prbscntreset up_rx_prbscntreset_24 prbserr up_rx_prbserr_24 prbslocked up_rx_prbslocked_24 bufstatus up_rx_bufstatus_24 bufstatus_rst up_rx_bufstatus_rst_24 lpm_dfe_n up_rx_lpm_dfe_n_24 rate up_rx_rate_24 sys_clk_sel up_rx_sys_clk_sel_24 out_clk_sel up_rx_out_clk_sel_24 enb up_rx_enb_24 addr up_rx_addr_24 wr up_rx_wr_24 wdata up_rx_wdata_24 rdata up_rx_rdata_24 ready up_rx_ready_24 false up_tx_24 pll_locked up_tx_pll_locked_24 rst up_tx_rst_24 user_ready up_tx_user_ready_24 rst_done up_tx_rst_done_24 prbsforceerr up_tx_prbsforceerr_24 prbssel up_tx_prbssel_24 bufstatus up_tx_bufstatus_24 lpm_dfe_n up_tx_lpm_dfe_n_24 rate up_tx_rate_24 sys_clk_sel up_tx_sys_clk_sel_24 out_clk_sel up_tx_out_clk_sel_24 tx_diffctrl up_tx_diffctrl_24 tx_postcursor up_tx_postcursor_24 tx_precursor up_tx_precursor_24 enb up_tx_enb_24 addr up_tx_addr_24 wr up_tx_wr_24 wdata up_tx_wdata_24 rdata up_tx_rdata_24 ready up_tx_ready_24 false rx_24 rxcharisk rx_charisk_24 rxnotintable rx_notintable_24 rxdisperr rx_disperr_24 rxdata rx_data_24 rxheader rx_header_24 rxblock_sync rx_block_sync_24 false tx_24 txcharisk tx_charisk_24 txdata tx_data_24 txheader tx_header_24 false up_es_25 enb up_es_enb_25 addr up_es_addr_25 wr up_es_wr_25 wdata up_es_wdata_25 rdata up_es_rdata_25 reset up_es_reset_25 ready up_es_ready_25 false up_rx_25 pll_locked up_rx_pll_locked_25 rst up_rx_rst_25 user_ready up_rx_user_ready_25 rst_done up_rx_rst_done_25 prbssel up_rx_prbssel_25 prbscntreset up_rx_prbscntreset_25 prbserr up_rx_prbserr_25 prbslocked up_rx_prbslocked_25 bufstatus up_rx_bufstatus_25 bufstatus_rst up_rx_bufstatus_rst_25 lpm_dfe_n up_rx_lpm_dfe_n_25 rate up_rx_rate_25 sys_clk_sel up_rx_sys_clk_sel_25 out_clk_sel up_rx_out_clk_sel_25 enb up_rx_enb_25 addr up_rx_addr_25 wr up_rx_wr_25 wdata up_rx_wdata_25 rdata up_rx_rdata_25 ready up_rx_ready_25 false up_tx_25 pll_locked up_tx_pll_locked_25 rst up_tx_rst_25 user_ready up_tx_user_ready_25 rst_done up_tx_rst_done_25 prbsforceerr up_tx_prbsforceerr_25 prbssel up_tx_prbssel_25 bufstatus up_tx_bufstatus_25 lpm_dfe_n up_tx_lpm_dfe_n_25 rate up_tx_rate_25 sys_clk_sel up_tx_sys_clk_sel_25 out_clk_sel up_tx_out_clk_sel_25 tx_diffctrl up_tx_diffctrl_25 tx_postcursor up_tx_postcursor_25 tx_precursor up_tx_precursor_25 enb up_tx_enb_25 addr up_tx_addr_25 wr up_tx_wr_25 wdata up_tx_wdata_25 rdata up_tx_rdata_25 ready up_tx_ready_25 false rx_25 rxcharisk rx_charisk_25 rxnotintable rx_notintable_25 rxdisperr rx_disperr_25 rxdata rx_data_25 rxheader rx_header_25 rxblock_sync rx_block_sync_25 false tx_25 txcharisk tx_charisk_25 txdata tx_data_25 txheader tx_header_25 false up_es_26 enb up_es_enb_26 addr up_es_addr_26 wr up_es_wr_26 wdata up_es_wdata_26 rdata up_es_rdata_26 reset up_es_reset_26 ready up_es_ready_26 false up_rx_26 pll_locked up_rx_pll_locked_26 rst up_rx_rst_26 user_ready up_rx_user_ready_26 rst_done up_rx_rst_done_26 prbssel up_rx_prbssel_26 prbscntreset up_rx_prbscntreset_26 prbserr up_rx_prbserr_26 prbslocked up_rx_prbslocked_26 bufstatus up_rx_bufstatus_26 bufstatus_rst up_rx_bufstatus_rst_26 lpm_dfe_n up_rx_lpm_dfe_n_26 rate up_rx_rate_26 sys_clk_sel up_rx_sys_clk_sel_26 out_clk_sel up_rx_out_clk_sel_26 enb up_rx_enb_26 addr up_rx_addr_26 wr up_rx_wr_26 wdata up_rx_wdata_26 rdata up_rx_rdata_26 ready up_rx_ready_26 false up_tx_26 pll_locked up_tx_pll_locked_26 rst up_tx_rst_26 user_ready up_tx_user_ready_26 rst_done up_tx_rst_done_26 prbsforceerr up_tx_prbsforceerr_26 prbssel up_tx_prbssel_26 bufstatus up_tx_bufstatus_26 lpm_dfe_n up_tx_lpm_dfe_n_26 rate up_tx_rate_26 sys_clk_sel up_tx_sys_clk_sel_26 out_clk_sel up_tx_out_clk_sel_26 tx_diffctrl up_tx_diffctrl_26 tx_postcursor up_tx_postcursor_26 tx_precursor up_tx_precursor_26 enb up_tx_enb_26 addr up_tx_addr_26 wr up_tx_wr_26 wdata up_tx_wdata_26 rdata up_tx_rdata_26 ready up_tx_ready_26 false rx_26 rxcharisk rx_charisk_26 rxnotintable rx_notintable_26 rxdisperr rx_disperr_26 rxdata rx_data_26 rxheader rx_header_26 rxblock_sync rx_block_sync_26 false tx_26 txcharisk tx_charisk_26 txdata tx_data_26 txheader tx_header_26 false up_es_27 enb up_es_enb_27 addr up_es_addr_27 wr up_es_wr_27 wdata up_es_wdata_27 rdata up_es_rdata_27 reset up_es_reset_27 ready up_es_ready_27 false up_rx_27 pll_locked up_rx_pll_locked_27 rst up_rx_rst_27 user_ready up_rx_user_ready_27 rst_done up_rx_rst_done_27 prbssel up_rx_prbssel_27 prbscntreset up_rx_prbscntreset_27 prbserr up_rx_prbserr_27 prbslocked up_rx_prbslocked_27 bufstatus up_rx_bufstatus_27 bufstatus_rst up_rx_bufstatus_rst_27 lpm_dfe_n up_rx_lpm_dfe_n_27 rate up_rx_rate_27 sys_clk_sel up_rx_sys_clk_sel_27 out_clk_sel up_rx_out_clk_sel_27 enb up_rx_enb_27 addr up_rx_addr_27 wr up_rx_wr_27 wdata up_rx_wdata_27 rdata up_rx_rdata_27 ready up_rx_ready_27 false up_tx_27 pll_locked up_tx_pll_locked_27 rst up_tx_rst_27 user_ready up_tx_user_ready_27 rst_done up_tx_rst_done_27 prbsforceerr up_tx_prbsforceerr_27 prbssel up_tx_prbssel_27 bufstatus up_tx_bufstatus_27 lpm_dfe_n up_tx_lpm_dfe_n_27 rate up_tx_rate_27 sys_clk_sel up_tx_sys_clk_sel_27 out_clk_sel up_tx_out_clk_sel_27 tx_diffctrl up_tx_diffctrl_27 tx_postcursor up_tx_postcursor_27 tx_precursor up_tx_precursor_27 enb up_tx_enb_27 addr up_tx_addr_27 wr up_tx_wr_27 wdata up_tx_wdata_27 rdata up_tx_rdata_27 ready up_tx_ready_27 false rx_27 rxcharisk rx_charisk_27 rxnotintable rx_notintable_27 rxdisperr rx_disperr_27 rxdata rx_data_27 rxheader rx_header_27 rxblock_sync rx_block_sync_27 false tx_27 txcharisk tx_charisk_27 txdata tx_data_27 txheader tx_header_27 false up_cm_28 enb up_cm_enb_28 addr up_cm_addr_28 wr up_cm_wr_28 wdata up_cm_wdata_28 rdata up_cm_rdata_28 ready up_cm_ready_28 false up_es_28 enb up_es_enb_28 addr up_es_addr_28 wr up_es_wr_28 wdata up_es_wdata_28 rdata up_es_rdata_28 reset up_es_reset_28 ready up_es_ready_28 false up_rx_28 pll_locked up_rx_pll_locked_28 rst up_rx_rst_28 user_ready up_rx_user_ready_28 rst_done up_rx_rst_done_28 prbssel up_rx_prbssel_28 prbscntreset up_rx_prbscntreset_28 prbserr up_rx_prbserr_28 prbslocked up_rx_prbslocked_28 bufstatus up_rx_bufstatus_28 bufstatus_rst up_rx_bufstatus_rst_28 lpm_dfe_n up_rx_lpm_dfe_n_28 rate up_rx_rate_28 sys_clk_sel up_rx_sys_clk_sel_28 out_clk_sel up_rx_out_clk_sel_28 enb up_rx_enb_28 addr up_rx_addr_28 wr up_rx_wr_28 wdata up_rx_wdata_28 rdata up_rx_rdata_28 ready up_rx_ready_28 false up_tx_28 pll_locked up_tx_pll_locked_28 rst up_tx_rst_28 user_ready up_tx_user_ready_28 rst_done up_tx_rst_done_28 prbsforceerr up_tx_prbsforceerr_28 prbssel up_tx_prbssel_28 bufstatus up_tx_bufstatus_28 lpm_dfe_n up_tx_lpm_dfe_n_28 rate up_tx_rate_28 sys_clk_sel up_tx_sys_clk_sel_28 out_clk_sel up_tx_out_clk_sel_28 tx_diffctrl up_tx_diffctrl_28 tx_postcursor up_tx_postcursor_28 tx_precursor up_tx_precursor_28 enb up_tx_enb_28 addr up_tx_addr_28 wr up_tx_wr_28 wdata up_tx_wdata_28 rdata up_tx_rdata_28 ready up_tx_ready_28 false rx_28 rxcharisk rx_charisk_28 rxnotintable rx_notintable_28 rxdisperr rx_disperr_28 rxdata rx_data_28 rxheader rx_header_28 rxblock_sync rx_block_sync_28 false tx_28 txcharisk tx_charisk_28 txdata tx_data_28 txheader tx_header_28 false up_es_29 enb up_es_enb_29 addr up_es_addr_29 wr up_es_wr_29 wdata up_es_wdata_29 rdata up_es_rdata_29 reset up_es_reset_29 ready up_es_ready_29 false up_rx_29 pll_locked up_rx_pll_locked_29 rst up_rx_rst_29 user_ready up_rx_user_ready_29 rst_done up_rx_rst_done_29 prbssel up_rx_prbssel_29 prbscntreset up_rx_prbscntreset_29 prbserr up_rx_prbserr_29 prbslocked up_rx_prbslocked_29 bufstatus up_rx_bufstatus_29 bufstatus_rst up_rx_bufstatus_rst_29 lpm_dfe_n up_rx_lpm_dfe_n_29 rate up_rx_rate_29 sys_clk_sel up_rx_sys_clk_sel_29 out_clk_sel up_rx_out_clk_sel_29 enb up_rx_enb_29 addr up_rx_addr_29 wr up_rx_wr_29 wdata up_rx_wdata_29 rdata up_rx_rdata_29 ready up_rx_ready_29 false up_tx_29 pll_locked up_tx_pll_locked_29 rst up_tx_rst_29 user_ready up_tx_user_ready_29 rst_done up_tx_rst_done_29 prbsforceerr up_tx_prbsforceerr_29 prbssel up_tx_prbssel_29 bufstatus up_tx_bufstatus_29 lpm_dfe_n up_tx_lpm_dfe_n_29 rate up_tx_rate_29 sys_clk_sel up_tx_sys_clk_sel_29 out_clk_sel up_tx_out_clk_sel_29 tx_diffctrl up_tx_diffctrl_29 tx_postcursor up_tx_postcursor_29 tx_precursor up_tx_precursor_29 enb up_tx_enb_29 addr up_tx_addr_29 wr up_tx_wr_29 wdata up_tx_wdata_29 rdata up_tx_rdata_29 ready up_tx_ready_29 false rx_29 rxcharisk rx_charisk_29 rxnotintable rx_notintable_29 rxdisperr rx_disperr_29 rxdata rx_data_29 rxheader rx_header_29 rxblock_sync rx_block_sync_29 false tx_29 txcharisk tx_charisk_29 txdata tx_data_29 txheader tx_header_29 false up_es_30 enb up_es_enb_30 addr up_es_addr_30 wr up_es_wr_30 wdata up_es_wdata_30 rdata up_es_rdata_30 reset up_es_reset_30 ready up_es_ready_30 false up_rx_30 pll_locked up_rx_pll_locked_30 rst up_rx_rst_30 user_ready up_rx_user_ready_30 rst_done up_rx_rst_done_30 prbssel up_rx_prbssel_30 prbscntreset up_rx_prbscntreset_30 prbserr up_rx_prbserr_30 prbslocked up_rx_prbslocked_30 bufstatus up_rx_bufstatus_30 bufstatus_rst up_rx_bufstatus_rst_30 lpm_dfe_n up_rx_lpm_dfe_n_30 rate up_rx_rate_30 sys_clk_sel up_rx_sys_clk_sel_30 out_clk_sel up_rx_out_clk_sel_30 enb up_rx_enb_30 addr up_rx_addr_30 wr up_rx_wr_30 wdata up_rx_wdata_30 rdata up_rx_rdata_30 ready up_rx_ready_30 false up_tx_30 pll_locked up_tx_pll_locked_30 rst up_tx_rst_30 user_ready up_tx_user_ready_30 rst_done up_tx_rst_done_30 prbsforceerr up_tx_prbsforceerr_30 prbssel up_tx_prbssel_30 bufstatus up_tx_bufstatus_30 lpm_dfe_n up_tx_lpm_dfe_n_30 rate up_tx_rate_30 sys_clk_sel up_tx_sys_clk_sel_30 out_clk_sel up_tx_out_clk_sel_30 tx_diffctrl up_tx_diffctrl_30 tx_postcursor up_tx_postcursor_30 tx_precursor up_tx_precursor_30 enb up_tx_enb_30 addr up_tx_addr_30 wr up_tx_wr_30 wdata up_tx_wdata_30 rdata up_tx_rdata_30 ready up_tx_ready_30 false rx_30 rxcharisk rx_charisk_30 rxnotintable rx_notintable_30 rxdisperr rx_disperr_30 rxdata rx_data_30 rxheader rx_header_30 rxblock_sync rx_block_sync_30 false tx_30 txcharisk tx_charisk_30 txdata tx_data_30 txheader tx_header_30 false up_es_31 enb up_es_enb_31 addr up_es_addr_31 wr up_es_wr_31 wdata up_es_wdata_31 rdata up_es_rdata_31 reset up_es_reset_31 ready up_es_ready_31 false up_rx_31 pll_locked up_rx_pll_locked_31 rst up_rx_rst_31 user_ready up_rx_user_ready_31 rst_done up_rx_rst_done_31 prbssel up_rx_prbssel_31 prbscntreset up_rx_prbscntreset_31 prbserr up_rx_prbserr_31 prbslocked up_rx_prbslocked_31 bufstatus up_rx_bufstatus_31 bufstatus_rst up_rx_bufstatus_rst_31 lpm_dfe_n up_rx_lpm_dfe_n_31 rate up_rx_rate_31 sys_clk_sel up_rx_sys_clk_sel_31 out_clk_sel up_rx_out_clk_sel_31 enb up_rx_enb_31 addr up_rx_addr_31 wr up_rx_wr_31 wdata up_rx_wdata_31 rdata up_rx_rdata_31 ready up_rx_ready_31 false up_tx_31 pll_locked up_tx_pll_locked_31 rst up_tx_rst_31 user_ready up_tx_user_ready_31 rst_done up_tx_rst_done_31 prbsforceerr up_tx_prbsforceerr_31 prbssel up_tx_prbssel_31 bufstatus up_tx_bufstatus_31 lpm_dfe_n up_tx_lpm_dfe_n_31 rate up_tx_rate_31 sys_clk_sel up_tx_sys_clk_sel_31 out_clk_sel up_tx_out_clk_sel_31 tx_diffctrl up_tx_diffctrl_31 tx_postcursor up_tx_postcursor_31 tx_precursor up_tx_precursor_31 enb up_tx_enb_31 addr up_tx_addr_31 wr up_tx_wr_31 wdata up_tx_wdata_31 rdata up_tx_rdata_31 ready up_tx_ready_31 false rx_31 rxcharisk rx_charisk_31 rxnotintable rx_notintable_31 rxdisperr rx_disperr_31 rxdata rx_data_31 rxheader rx_header_31 rxblock_sync rx_block_sync_31 false tx_31 txcharisk tx_charisk_31 txdata tx_data_31 txheader tx_header_31 false xilinx_anylanguagesynthesis Synthesis :vivado.xilinx.com:synthesis Verilog util_adxcvr xilinx_anylanguagesynthesis_analog_com_user_util_cdc_1_0__ref_view_fileset xilinx_anylanguagesynthesis_view_fileset viewChecksum 1845bcbd xilinx_anylanguagebehavioralsimulation Simulation :vivado.xilinx.com:simulation Verilog util_adxcvr xilinx_anylanguagebehavioralsimulation_analog_com_user_util_cdc_1_0__ref_view_fileset xilinx_anylanguagebehavioralsimulation_view_fileset viewChecksum 7d9eb72f xilinx_xpgui UI Layout :vivado.xilinx.com:xgui.ui xilinx_xpgui_analog_com_user_util_cdc_1_0__ref_view_fileset xilinx_xpgui_view_fileset viewChecksum 87390f73 xilinx_blockdiagram Block Diagram :vivado.xilinx.com:block.diagram xilinx_blockdiagram_analog_com_user_util_cdc_1_0__ref_view_fileset xilinx_blockdiagram_view_fileset xilinx_utilityxitfiles Utility XIT/TTCL :vivado.xilinx.com:xit.util xilinx_utilityxitfiles_view_fileset up_rstn in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_clk in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 qpll_ref_clk_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_qpll_rst_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true cpll_ref_clk_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_cpll_rst_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_0_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_0_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_out_clk_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true rx_out_clk_div2_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_clk_2x_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_0 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_0 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_0 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_0 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_header_0 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_0_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_0_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_div2_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true tx_clk_2x_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_0 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_0 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_0 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_enb_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_addr_0 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wr_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wdata_0 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_rdata_0 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_cm_ready_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_enb_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_0 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_0 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_0 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_rx_user_ready_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_0 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_0 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_0 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_0 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_0 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_0 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_0 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_0 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_tx_user_ready_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_0 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_0 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_0 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_0 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_0 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_0 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_0 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_0 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_0 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_0 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_0 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_0 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_0 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_cpll_rst_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_1_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_1_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_out_clk_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true rx_out_clk_div2_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_clk_2x_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_1 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_1 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_1 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_1 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_header_1 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_1_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_1_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_div2_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true tx_clk_2x_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_1 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_1 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_1 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_1 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_1 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_1 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_rx_user_ready_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_1 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_1 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_1 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_1 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_1 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_1 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_1 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_1 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_tx_user_ready_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_1 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_1 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_1 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_1 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_1 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_1 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_1 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_1 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_1 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_1 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_1 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_1 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_1 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_cpll_rst_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_2_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_2_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_out_clk_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true rx_out_clk_div2_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_clk_2x_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_2 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_2 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_2 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_2 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_header_2 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_2_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_2_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_div2_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true tx_clk_2x_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_2 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_2 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_2 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_2 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_2 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_2 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_rx_user_ready_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_2 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_2 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_2 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_2 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_2 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_2 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_2 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_2 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_tx_user_ready_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_2 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_2 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_2 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_2 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_2 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_2 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_2 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_2 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_2 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_2 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_2 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_2 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_2 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_cpll_rst_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_3_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_3_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_out_clk_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true rx_out_clk_div2_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_clk_2x_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_3 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_3 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_3 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_3 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_header_3 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_3_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_3_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_div2_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true tx_clk_2x_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_3 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_3 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_3 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_3 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_3 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_3 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_rx_user_ready_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_3 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_3 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_3 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_3 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_3 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_3 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_3 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_3 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_tx_user_ready_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_3 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_3 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_3 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_3 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_3 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_3 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_3 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_3 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_3 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_3 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_3 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_3 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_3 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation qpll_ref_clk_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_qpll_rst_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true cpll_ref_clk_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_cpll_rst_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_4_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_4_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_out_clk_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true rx_out_clk_div2_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_clk_2x_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_4 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_4 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_4 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_4 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_header_4 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_4_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_4_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_div2_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true tx_clk_2x_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_4 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_4 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_4 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_enb_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_addr_4 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wr_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wdata_4 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_rdata_4 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_cm_ready_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_enb_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_4 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_4 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_4 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_rx_user_ready_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_4 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_4 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_4 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_4 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_4 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_4 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_4 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_4 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_tx_user_ready_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_4 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_4 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_4 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_4 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_4 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_4 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_4 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_4 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_4 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_4 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_4 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_4 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_4 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_cpll_rst_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_5_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_5_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_out_clk_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true rx_out_clk_div2_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_clk_2x_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_5 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_5 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_5 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_5 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_header_5 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_5_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_5_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_div2_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true tx_clk_2x_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_5 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_5 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_5 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_5 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_5 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_5 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_rx_user_ready_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_5 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_5 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_5 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_5 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_5 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_5 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_5 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_5 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_tx_user_ready_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_5 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_5 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_5 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_5 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_5 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_5 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_5 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_5 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_5 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_5 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_5 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_5 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_5 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_cpll_rst_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_6_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_6_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_out_clk_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true rx_out_clk_div2_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_clk_2x_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_6 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_6 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_6 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_6 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_header_6 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_6_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_6_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_div2_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true tx_clk_2x_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_6 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_6 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_6 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_6 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_6 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_6 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_rx_user_ready_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_6 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_6 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_6 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_6 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_6 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_6 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_6 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_6 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_tx_user_ready_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_6 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_6 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_6 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_6 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_6 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_6 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_6 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_6 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_6 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_6 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_6 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_6 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_6 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_cpll_rst_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_7_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_7_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_out_clk_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true rx_out_clk_div2_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_clk_2x_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_7 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_7 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_7 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_7 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true rx_header_7 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_7_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_7_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation true tx_out_clk_div2_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true tx_clk_2x_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_7 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_7 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_7 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_7 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_7 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_7 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_rx_user_ready_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_7 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_7 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_7 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_7 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_7 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_7 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_7 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_7 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 true up_tx_user_ready_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_7 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_7 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_7 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_7 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_7 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_7 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_7 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_7 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_7 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_7 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_7 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_7 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_7 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation qpll_ref_clk_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_qpll_rst_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false cpll_ref_clk_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_8_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_8_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_8 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_8 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_8 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_8 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_8 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_8_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_8_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_8 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_8 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_8 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_enb_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_addr_8 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wr_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wdata_8 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_rdata_8 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_cm_ready_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_enb_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_8 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_8 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_8 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_8 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_8 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_8 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_8 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_8 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_8 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_8 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_8 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_8 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_8 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_8 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_8 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_8 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_8 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_8 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_8 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_8 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_8 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_8 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_8 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_8 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_9_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_9_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_9 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_9 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_9 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_9 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_9 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_9_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_9_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_9 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_9 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_9 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_9 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_9 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_9 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_9 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_9 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_9 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_9 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_9 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_9 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_9 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_9 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_9 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_9 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_9 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_9 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_9 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_9 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_9 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_9 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_9 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_9 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_9 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_9 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_9 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_10_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_10_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_10 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_10 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_10 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_10 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_10 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_10_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_10_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_10 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_10 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_10 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_10 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_10 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_10 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_10 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_10 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_10 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_10 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_10 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_10 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_10 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_10 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_10 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_10 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_10 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_10 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_10 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_10 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_10 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_10 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_10 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_10 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_10 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_10 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_10 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_11_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_11_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_11 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_11 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_11 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_11 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_11 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_11_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_11_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_11 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_11 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_11 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_11 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_11 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_11 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_11 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_11 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_11 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_11 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_11 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_11 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_11 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_11 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_11 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_11 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_11 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_11 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_11 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_11 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_11 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_11 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_11 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_11 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_11 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_11 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_11 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation qpll_ref_clk_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_qpll_rst_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false cpll_ref_clk_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_12_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_12_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_12 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_12 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_12 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_12 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_12 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_12_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_12_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_12 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_12 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_12 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_enb_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_addr_12 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wr_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wdata_12 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_rdata_12 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_cm_ready_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_enb_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_12 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_12 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_12 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_12 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_12 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_12 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_12 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_12 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_12 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_12 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_12 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_12 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_12 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_12 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_12 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_12 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_12 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_12 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_12 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_12 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_12 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_12 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_12 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_12 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_13_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_13_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_13 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_13 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_13 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_13 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_13 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_13_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_13_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_13 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_13 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_13 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_13 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_13 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_13 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_13 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_13 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_13 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_13 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_13 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_13 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_13 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_13 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_13 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_13 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_13 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_13 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_13 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_13 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_13 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_13 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_13 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_13 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_13 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_13 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_13 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_14_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_14_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_14 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_14 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_14 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_14 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_14 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_14_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_14_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_14 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_14 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_14 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_14 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_14 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_14 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_14 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_14 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_14 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_14 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_14 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_14 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_14 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_14 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_14 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_14 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_14 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_14 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_14 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_14 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_14 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_14 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_14 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_14 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_14 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_14 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_14 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_15_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_15_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_15 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_15 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_15 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_15 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_15 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_15_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_15_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_15 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_15 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_15 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_15 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_15 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_15 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_15 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_15 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_15 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_15 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_15 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_15 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_15 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_15 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_15 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_15 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_15 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_15 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_15 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_15 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_15 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_15 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_15 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_15 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_15 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_15 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_15 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation qpll_ref_clk_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_qpll_rst_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false cpll_ref_clk_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_16_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_16_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_16 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_16 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_16 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_16 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_16 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_16_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_16_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_16 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_16 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_16 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_enb_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_addr_16 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wr_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wdata_16 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_rdata_16 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_cm_ready_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_enb_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_16 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_16 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_16 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_16 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_16 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_16 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_16 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_16 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_16 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_16 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_16 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_16 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_16 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_16 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_16 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_16 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_16 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_16 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_16 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_16 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_16 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_16 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_16 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_16 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_17_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_17_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_17 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_17 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_17 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_17 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_17 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_17_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_17_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_17 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_17 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_17 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_17 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_17 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_17 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_17 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_17 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_17 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_17 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_17 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_17 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_17 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_17 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_17 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_17 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_17 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_17 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_17 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_17 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_17 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_17 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_17 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_17 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_17 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_17 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_17 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_18_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_18_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_18 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_18 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_18 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_18 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_18 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_18_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_18_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_18 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_18 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_18 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_18 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_18 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_18 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_18 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_18 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_18 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_18 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_18 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_18 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_18 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_18 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_18 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_18 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_18 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_18 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_18 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_18 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_18 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_18 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_18 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_18 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_18 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_18 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_18 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_19_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_19_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_19 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_19 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_19 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_19 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_19 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_19_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_19_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_19 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_19 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_19 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_19 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_19 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_19 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_19 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_19 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_19 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_19 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_19 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_19 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_19 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_19 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_19 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_19 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_19 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_19 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_19 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_19 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_19 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_19 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_19 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_19 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_19 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_19 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_19 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation qpll_ref_clk_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_qpll_rst_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false cpll_ref_clk_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_20_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_20_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_20 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_20 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_20 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_20 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_20 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_20_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_20_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_20 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_20 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_20 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_enb_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_addr_20 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wr_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wdata_20 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_rdata_20 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_cm_ready_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_enb_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_20 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_20 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_20 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_20 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_20 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_20 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_20 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_20 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_20 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_20 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_20 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_20 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_20 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_20 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_20 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_20 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_20 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_20 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_20 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_20 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_20 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_20 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_20 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_20 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_21_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_21_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_21 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_21 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_21 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_21 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_21 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_21_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_21_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_21 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_21 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_21 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_21 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_21 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_21 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_21 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_21 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_21 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_21 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_21 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_21 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_21 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_21 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_21 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_21 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_21 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_21 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_21 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_21 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_21 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_21 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_21 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_21 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_21 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_21 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_21 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_22_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_22_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_22 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_22 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_22 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_22 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_22 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_22_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_22_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_22 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_22 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_22 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_22 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_22 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_22 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_22 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_22 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_22 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_22 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_22 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_22 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_22 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_22 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_22 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_22 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_22 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_22 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_22 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_22 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_22 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_22 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_22 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_22 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_22 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_22 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_22 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_23_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_23_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_23 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_23 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_23 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_23 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_23 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_23_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_23_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_23 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_23 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_23 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_23 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_23 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_23 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_23 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_23 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_23 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_23 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_23 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_23 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_23 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_23 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_23 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_23 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_23 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_23 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_23 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_23 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_23 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_23 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_23 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_23 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_23 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_23 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_23 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation qpll_ref_clk_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_qpll_rst_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false cpll_ref_clk_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_24_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_24_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_24 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_24 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_24 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_24 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_24 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_24_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_24_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_24 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_24 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_24 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_enb_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_addr_24 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wr_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wdata_24 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_rdata_24 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_cm_ready_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_enb_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_24 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_24 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_24 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_24 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_24 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_24 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_24 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_24 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_24 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_24 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_24 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_24 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_24 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_24 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_24 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_24 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_24 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_24 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_24 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_24 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_24 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_24 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_24 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_24 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_25_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_25_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_25 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_25 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_25 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_25 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_25 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_25_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_25_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_25 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_25 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_25 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_25 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_25 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_25 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_25 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_25 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_25 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_25 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_25 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_25 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_25 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_25 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_25 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_25 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_25 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_25 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_25 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_25 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_25 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_25 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_25 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_25 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_25 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_25 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_25 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_26_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_26_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_26 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_26 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_26 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_26 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_26 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_26_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_26_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_26 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_26 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_26 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_26 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_26 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_26 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_26 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_26 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_26 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_26 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_26 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_26 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_26 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_26 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_26 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_26 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_26 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_26 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_26 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_26 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_26 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_26 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_26 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_26 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_26 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_26 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_26 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_27_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_27_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_27 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_27 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_27 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_27 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_27 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_27_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_27_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_27 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_27 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_27 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_27 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_27 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_27 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_27 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_27 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_27 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_27 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_27 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_27 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_27 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_27 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_27 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_27 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_27 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_27 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_27 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_27 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_27 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_27 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_27 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_27 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_27 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_27 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_27 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation qpll_ref_clk_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_qpll_rst_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false cpll_ref_clk_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_28_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_28_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_28 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_28 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_28 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_28 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_28 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_28_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_28_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_28 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_28 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_28 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_enb_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_addr_28 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wr_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_wdata_28 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_cm_rdata_28 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_cm_ready_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_enb_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_28 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_28 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_28 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_28 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_28 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_28 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_28 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_28 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_28 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_28 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_28 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_28 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_28 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_28 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_28 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_28 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_28 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_28 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_28 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_28 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_28 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_28 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_28 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_28 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_29_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_29_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_29 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_29 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_29 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_29 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_29 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_29_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_29_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_29 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_29 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_29 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_29 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_29 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_29 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_29 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_29 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_29 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_29 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_29 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_29 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_29 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_29 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_29 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_29 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_29 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_29 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_29 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_29 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_29 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_29 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_29 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_29 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_29 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_29 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_29 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_30_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_30_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_30 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_30 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_30 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_30 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_30 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_30_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_30_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_30 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_30 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_30 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_30 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_30 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_30 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_30 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_30 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_30 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_30 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_30 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_30 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_30 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_30 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_30 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_30 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_30 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_30 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_30 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_30 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_30 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_30 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_30 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_30 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_30 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_30 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_30 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation cpll_ref_clk_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_cpll_rst_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_31_p in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_31_n in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_out_clk_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_out_clk_div2_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false rx_clk_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_clk_2x_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_charisk_31 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_disperr_31 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_notintable_31 out 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_data_31 out 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_calign_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false rx_header_31 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation rx_block_sync_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation tx_31_p out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_31_n out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_out_clk_div2_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation false tx_clk_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_clk_2x_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false tx_charisk_31 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_data_31 in 31 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 tx_header_31 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_enb_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_addr_31 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wr_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_wdata_31 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_es_rdata_31 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_ready_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_es_reset_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_pll_locked_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_rst_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_rx_user_ready_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rst_done_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbssel_31 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbscntreset_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_prbserr_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_prbslocked_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_31 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_bufstatus_rst_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_lpm_dfe_n_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rate_31 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_sys_clk_sel_31 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_out_clk_sel_31 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_enb_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_addr_31 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wr_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_wdata_31 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_rx_rdata_31 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_rx_ready_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_pll_locked_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_rst_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 false up_tx_user_ready_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rst_done_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_bufstatus_31 out 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_prbsforceerr_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_prbssel_31 in 3 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_lpm_dfe_n_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rate_31 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_sys_clk_sel_31 in 1 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_out_clk_sel_31 in 2 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_diffctrl_31 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_postcursor_31 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_precursor_31 in 4 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_enb_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_addr_31 in 11 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wr_31 in std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_wdata_31 in 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation 0 up_tx_rdata_31 out 15 0 std_logic_vector xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation up_tx_ready_31 out std_logic xilinx_anylanguagesynthesis xilinx_anylanguagebehavioralsimulation XCVR_TYPE Xcvr Type 0 RX_LANE_RATE Rx Lane Rate 12.5 TX_LANE_RATE Tx Lane Rate 12.5 LINK_MODE Link Mode 1 DATA_PATH_WIDTH Data Path Width 4 QPLL_REFCLK_DIV Qpll Refclk Div 1 QPLL_FBDIV_RATIO Qpll Fbdiv Ratio 1 POR_CFG Por Cfg 0x0006 PPF0_CFG Ppf0 Cfg 0x0600 PPF1_CFG Ppf1 Cfg 0x0600 QPLL_CFG Qpll Cfg "000011010000000000110000001" QPLL_FBDIV Qpll Fbdiv "0000110000" QPLL_CFG0 Qpll Cfg0 0x331C QPLL_CFG1 Qpll Cfg1 0xD038 QPLL_CFG1_G3 Qpll Cfg1 G3 0xD038 QPLL_CFG2 Qpll Cfg2 0x0FC0 QPLL_CFG2_G3 Qpll Cfg2 G3 0x0FC0 QPLL_CFG3 Qpll Cfg3 0x0120 QPLL_CFG4 Qpll Cfg4 0x0003 QPLL_CP_G3 Qpll Cp G3 "0000011111" QPLL_LPF Qpll Lpf "0100110111" QPLL_CP Qpll Cp "0001111111" CPLL_FBDIV Cpll Fbdiv 2 CPLL_FBDIV_4_5 Cpll Fbdiv 4 5 5 CPLL_CFG0 Cpll Cfg0 0x01FA CPLL_CFG1 Cpll Cfg1 0x0023 CPLL_CFG2 Cpll Cfg2 0x0002 CPLL_CFG3 Cpll Cfg3 0x0000 CH_HSPMUX Ch Hspmux 0x2424 PREIQ_FREQ_BST Preiq Freq Bst 0 RXPI_CFG0 Rxpi Cfg0 0x0002 RXPI_CFG1 Rxpi Cfg1 0x0015 RTX_BUF_CML_CTRL Rtx Buf Cml Ctrl "011" TX_NUM_OF_LANES Tx Num Of Lanes 8 TX_OUT_DIV Tx Out Div 1 TX_CLK25_DIV Tx Clk25 Div 20 TX_LANE_INVERT Tx Lane Invert 0 TX_PI_BIASSET Tx Pi Biasset 1 TXPI_CFG Txpi Cfg 0x0054 A_TXDIFFCTRL A Txdiffctrl "10110" RX_NUM_OF_LANES Rx Num Of Lanes 8 RX_OUT_DIV Rx Out Div 1 RX_CLK25_DIV Rx Clk25 Div 20 RX_DFE_LPM_CFG Rx Dfe Lpm Cfg 0x0104 RX_PMA_CFG Rx Pma Cfg 0x001E7080 RX_CDR_CFG Rx Cdr Cfg 0x0B000023FF10400020 RXCDR_CFG0 Rxcdr Cfg0 0x0002 RXCDR_CFG2 Rxcdr Cfg2 0x0269 RXCDR_CFG2_GEN2 Rxcdr Cfg2 Gen2 "1001100101" RXCDR_CFG2_GEN4 Rxcdr Cfg2 Gen4 0x00B4 RXCDR_CFG3 Rxcdr Cfg3 0x0012 RXCDR_CFG3_GEN2 Rxcdr Cfg3 Gen2 "011010" RXCDR_CFG3_GEN3 Rxcdr Cfg3 Gen3 0x0012 RXCDR_CFG3_GEN4 Rxcdr Cfg3 Gen4 0x0024 RXDFE_KH_CFG2 Rxdfe Kh Cfg2 0x0200 RXDFE_KH_CFG3 Rxdfe Kh Cfg3 0x4101 RX_WIDEMODE_CDR Rx Widemode Cdr "00" RX_XMODE_SEL Rx Xmode Sel "1" TXDRV_FREQBAND Txdrv Freqband 0 TXFE_CFG0 Txfe Cfg0 0x03C2 TXFE_CFG1 Txfe Cfg1 0x6C00 TXFE_CFG2 Txfe Cfg2 0x6C00 TXFE_CFG3 Txfe Cfg3 0x6C00 TXPI_CFG0 Txpi Cfg0 0x0300 TXPI_CFG1 Txpi Cfg1 0x1000 TXSWBST_EN Txswbst En 0 RX_LANE_INVERT Rx Lane Invert 0 choice_list_74b5137e ACTIVE_HIGH ACTIVE_LOW choice_pairs_07421b06 0 1 2 3 4 5 6 7 8 9 10 choice_pairs_1942b210 2 1 xilinx_anylanguagesynthesis_view_fileset util_adxcvr_constr.xdc xdc ../../jesd204/jesd204_common/sync_header_align.v verilogSource util_adxcvr_xch.v verilogSource util_adxcvr_xcm.v verilogSource ../../scripts/adi_xilinx_device_info_enc.tcl tclSource bd/bd.tcl tclSource util_adxcvr.v verilogSource CHECKSUM_ec24f6a3 xilinx_anylanguagesynthesis_analog_com_user_util_cdc_1_0__ref_view_fileset xilinx_anylanguagebehavioralsimulation_view_fileset ../../jesd204/jesd204_common/sync_header_align.v verilogSource util_adxcvr_xch.v verilogSource util_adxcvr_xcm.v verilogSource ../../scripts/adi_xilinx_device_info_enc.tcl tclSource bd/bd.tcl tclSource util_adxcvr.v verilogSource xilinx_anylanguagebehavioralsimulation_analog_com_user_util_cdc_1_0__ref_view_fileset xilinx_xpgui_view_fileset xgui/util_adxcvr_v1_0.tcl tclSource CHECKSUM_fedc5936 XGUI_VERSION_2 xilinx_xpgui_analog_com_user_util_cdc_1_0__ref_view_fileset xilinx_blockdiagram_view_fileset bd/bd.tcl tclSource xilinx_blockdiagram_analog_com_user_util_cdc_1_0__ref_view_fileset xilinx_utilityxitfiles_view_fileset gui/util_adxcvr_v1_0.gtcl GTCL util_adxcvr_v1_0 XCVR_TYPE Xcvr Type 0 RX_LANE_RATE Rx Lane Rate (Gbps) 12.5 TX_LANE_RATE Tx Lane Rate (Gbps) 12.5 LINK_MODE Link Layer mode 1 DATA_PATH_WIDTH Data Path Width 4 true QPLL_REFCLK_DIV Qpll Refclk Div 1 QPLL_FBDIV_RATIO Qpll Fbdiv Ratio 1 POR_CFG Por Cfg 0x0006 PPF0_CFG Ppf0 Cfg 0x0600 PPF1_CFG Ppf1 Cfg 0x0600 QPLL_CFG Qpll Cfg "000011010000000000110000001" QPLL_FBDIV Qpll Fbdiv "0000110000" QPLL_CFG0 Qpll Cfg0 0x331C QPLL_CFG1 Qpll Cfg1 0xD038 QPLL_CFG1_G3 Qpll Cfg1 G3 0xD038 QPLL_CFG2 Qpll Cfg2 0x0FC0 QPLL_CFG2_G3 Qpll Cfg2 G3 0x0FC0 QPLL_CFG3 Qpll Cfg3 0x0120 QPLL_CFG4 Qpll Cfg4 0x0003 QPLL_CP_G3 Qpll Cp G3 "0000011111" QPLL_LPF Qpll Lpf "0100110111" QPLL_CP Qpll Cp "0001111111" CPLL_FBDIV Cpll Fbdiv 2 CPLL_FBDIV_4_5 Cpll Fbdiv 4 5 5 CPLL_CFG0 Cpll Cfg0 0x01FA CPLL_CFG1 Cpll Cfg1 0x0023 CPLL_CFG2 Cpll Cfg2 0x0002 CPLL_CFG3 Cpll Cfg3 0x0000 CH_HSPMUX Ch Hspmux 0x2424 PREIQ_FREQ_BST Preiq Freq Bst 0 RXPI_CFG0 Rxpi Cfg0 0x0002 RXPI_CFG1 Rxpi Cfg1 0x0015 RTX_BUF_CML_CTRL Rtx Buf Cml Ctrl "011" TX_NUM_OF_LANES Tx Num Of Lanes 8 TX_OUT_DIV Tx Out Div 1 TX_CLK25_DIV Tx Clk25 Div 20 TX_LANE_INVERT Tx Lane Invert 0 TX_PI_BIASSET Tx Pi Biasset 1 TXPI_CFG Txpi Cfg 0x0054 A_TXDIFFCTRL A Txdiffctrl "10110" RX_NUM_OF_LANES Rx Num Of Lanes 8 RX_OUT_DIV Rx Out Div 1 RX_CLK25_DIV Rx Clk25 Div 20 RX_DFE_LPM_CFG Rx Dfe Lpm Cfg 0x0104 RX_PMA_CFG Rx Pma Cfg 0x001E7080 RX_CDR_CFG Rx Cdr Cfg 0x0B000023FF10400020 RXCDR_CFG0 Rxcdr Cfg0 0x0002 RXCDR_CFG2 Rxcdr Cfg2 0x0269 RXCDR_CFG2_GEN2 Rxcdr Cfg2 Gen2 "1001100101" RXCDR_CFG2_GEN4 Rxcdr Cfg2 Gen4 0x00B4 RXCDR_CFG3 Rxcdr Cfg3 0x0012 RXCDR_CFG3_GEN2 Rxcdr Cfg3 Gen2 "011010" RXCDR_CFG3_GEN3 Rxcdr Cfg3 Gen3 0x0012 RXCDR_CFG3_GEN4 Rxcdr Cfg3 Gen4 0x0024 RXDFE_KH_CFG2 Rxdfe Kh Cfg2 0x0200 RXDFE_KH_CFG3 Rxdfe Kh Cfg3 0x4101 RX_WIDEMODE_CDR Rx Widemode Cdr "00" RX_XMODE_SEL Rx Xmode Sel "1" TXDRV_FREQBAND Txdrv Freqband 0 TXFE_CFG0 Txfe Cfg0 0x03C2 TXFE_CFG1 Txfe Cfg1 0x6C00 TXFE_CFG2 Txfe Cfg2 0x6C00 TXFE_CFG3 Txfe Cfg3 0x6C00 TXPI_CFG0 Txpi Cfg0 0x0300 TXPI_CFG1 Txpi Cfg1 0x1000 TXSWBST_EN Txswbst En 0 RX_LANE_INVERT Rx Lane Invert 0 Component_Name util_adxcvr_v1_0 virtex7 /Analog_Devices util_adxcvr_v1_0 level_2 package_project Analog Devices https://wiki.analog.com/resources/fpga/docs/util_xcvr 1 2024-01-14T03:58:03Z 2023.2.1