ad9361_fifo.v,verilog,xil_defaultlib,../../../../ad9361_mapping.gen/sources_1/ip/ad9361_fifo/sim/ad9361_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
