compile adi_library with latest hdl commit and vivado 2024.1
https://wiki.analog.com/resources/fpga/docs/axi_clock_monitor