josh c2e411b8fb add dj_47dr vivado ibert project ...

ibert line rate 9.6 Gbps, refclk 150 MHz

2024-07-02 14:14:35 +08:00

..

ax7020

add ax7020 pl project, including mpsoc bd core only

2024-07-01 19:26:17 +08:00

dj_47dr

add dj_47dr vivado ibert project

2024-07-02 14:14:35 +08:00

dj_47dr_z7045

add dj_47dr_z7045 vitis fsbl project

2024-07-02 14:13:03 +08:00

rfsoc_eval

add rfsoc_eval vitis project, refer to readme for details

2024-07-01 14:31:21 +08:00