update self test content
This commit is contained in:
@@ -52,27 +52,24 @@
|
|||||||
#define ST_RET_OK 0xAA
|
#define ST_RET_OK 0xAA
|
||||||
#define ST_RET_ERROR 0x55
|
#define ST_RET_ERROR 0x55
|
||||||
// -- -- Signal processor voltage
|
// -- -- Signal processor voltage
|
||||||
#define WD_SP_VOLT_L 0x03
|
#define WD_SP_VOLT 0x03
|
||||||
#define WD_SP_VOLT_H 0x04
|
|
||||||
// -- -- Signal processor temperature
|
// -- -- Signal processor temperature
|
||||||
#define WD_SP_TEMP_L 0x05
|
#define WD_SP_TEMP 0x04
|
||||||
#define WD_SP_TEMP_H 0x06
|
|
||||||
// -- -- Signal processor chip status
|
// -- -- Signal processor chip status
|
||||||
#define WD_SP_CS_L 0x07
|
#define WD_SP_CS 0x05
|
||||||
#define WD_SP_CS_H 0x08
|
|
||||||
// -- -- Signal processor antenna voltage
|
// -- -- Signal processor antenna voltage
|
||||||
#define WD_AS_VOLT 0x09
|
#define WD_ANT_VOLT 0x06
|
||||||
// -- -- Signal processor antenna temperature
|
// -- -- Signal processor antenna temperature
|
||||||
#define WD_AS_TEMP 0x0A
|
#define WD_ANT_TEMP 0x07
|
||||||
// -- -- Signal processor antenna PLL lock status
|
// -- -- Signal processor antenna PLL lock status
|
||||||
#define WD_AS_PLL 0x0B
|
#define WD_ANT_PLL 0x08
|
||||||
// -- -- Signal processor antenna MGC
|
// -- -- Signal processor antenna MGC
|
||||||
#define WD_AS_MGC_L 0x0C
|
#define WD_ANT_MGC_L 0x09
|
||||||
#define WD_AS_MGC_H 0x0D
|
#define WD_ANT_MGC_H 0x0A
|
||||||
// -- -- Signal processor antenna status
|
// -- -- Signal processor antenna status
|
||||||
#define WD_AS_ST 0x0E.
|
#define WD_ANT_ST 0x0B
|
||||||
// -- -- Dummy must be 0x00
|
// -- -- Dummy must be 0x00
|
||||||
#define WD_ST_DUMMY 0x0F
|
#define WD_ST_DUMMY 0x0C
|
||||||
|
|
||||||
// Data Send Test Command
|
// Data Send Test Command
|
||||||
#define CMD_DATA_TEST_A 0xE2
|
#define CMD_DATA_TEST_A 0xE2
|
||||||
|
|||||||
Reference in New Issue
Block a user