josh/brd_rfsoc_eval
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 2 Wiki Activity

fix: 调整发端数据,原数据导致频谱形状异常,可能存在较强周期性

Browse Source
This commit is contained in:
josh
2025-02-18 16:50:45 +08:00
parent 9a1f46897c
commit c7ed641fa4
8 changed files with 463 additions and 67 deletions
Download Patch File Download Diff File Expand all files Collapse all files
rfsoc_eval_300M/rfsoc_eval_300M.xpr
+19 -33
View File
@@ -59,20 +59,20 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/>
<Option Name="WTXSimLaunchSim" Val="12"/>
<Option Name="WTXSimLaunchSim" Val="30"/>
<Option Name="WTModelSimLaunchSim" Val="8"/>
<Option Name="WTQuestaLaunchSim" Val="3"/>
<Option Name="WTIesLaunchSim" Val="0"/>
<Option Name="WTVcsLaunchSim" Val="0"/>
<Option Name="WTRivieraLaunchSim" Val="0"/>
<Option Name="WTActivehdlLaunchSim" Val="0"/>
<Option Name="WTXSimExportSim" Val="138"/>
<Option Name="WTModelSimExportSim" Val="138"/>
<Option Name="WTQuestaExportSim" Val="138"/>
<Option Name="WTXSimExportSim" Val="141"/>
<Option Name="WTModelSimExportSim" Val="141"/>
<Option Name="WTQuestaExportSim" Val="141"/>
<Option Name="WTIesExportSim" Val="0"/>
<Option Name="WTVcsExportSim" Val="138"/>
<Option Name="WTRivieraExportSim" Val="138"/>
<Option Name="WTActivehdlExportSim" Val="138"/>
<Option Name="WTVcsExportSim" Val="141"/>
<Option Name="WTRivieraExportSim" Val="141"/>
<Option Name="WTActivehdlExportSim" Val="141"/>
<Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
<Option Name="XSimRadix" Val="hex"/>
<Option Name="XSimTimeUnit" Val="ns"/>
@@ -133,13 +133,6 @@
<Proxy FileSetName="system_bd_zynq_ultra_ps_e_0"/>
</CompFileExtendedInfo>
</File>
<File Path="$PSRCDIR/sources_1/new/m_seq_gen.v">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="implementation"/>
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PGENDIR/sources_1/bd/system_bd/hdl/system_bd_wrapper.v">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
@@ -163,6 +156,14 @@
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PSRCDIR/sources_1/new/m_seq_gen.v">
<FileInfo>
<Attr Name="AutoDisabled" Val="1"/>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="implementation"/>
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PSRCDIR/sources_1/ip/coe/sweep_freq.coe">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
@@ -175,12 +176,6 @@
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PPRDIR/../rfsoc_eval_demo/rfsoc_eval_demo.srcs/sources_1/ip/coe/sweep_freq.coe">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<Config>
<Option Name="DesignMode" Val="RTL"/>
<Option Name="TopModule" Val="system_top"/>
@@ -414,15 +409,10 @@
</Config>
</FileSet>
<FileSet Name="hrc_2_12_025" Type="BlockSrcs" RelSrcDir="$PSRCDIR/hrc_2_12_025" RelGenDir="$PGENDIR/hrc_2_12_025">
<File Path="$PSRCDIR/sources_1/ip/hrc_2_12_025.xcix">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="implementation"/>
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PSRCDIR/sources_1/ip/hrc_2_12_025/hrc_2_12_025.xci">
<FileInfo>
<Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/hrc_2_12_025/hrc_2_12_025.xci"/>
<Attr Name="ImportTime" Val="1739868125"/>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="implementation"/>
<Attr Name="UsedIn" Val="simulation"/>
@@ -458,9 +448,7 @@
<Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xczu48dr-fsvg1517-2-i" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" IncrementalCheckpoint="$PSRCDIR/utils_1/imports/synth_1/system_top.dcp" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
<Desc>Vivado Synthesis Defaults</Desc>
</StratHandle>
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
<Step Id="synth_design"/>
</Strategy>
<GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
@@ -660,9 +648,7 @@
</Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-i" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 16 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
<Desc>Default settings for Implementation.</Desc>
</StratHandle>
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
<Step Id="init_design"/>
<Step Id="opt_design"/>
<Step Id="power_opt_design"/>