update dependency, move pics from tencent cloud to local repo

Browse Source

...

This commit is contained in:

josh

2024-01-21 21:08:30 +08:00

parent 47e4e57cb3

commit 306b2eeeac

276 changed files with 5986 additions and 280 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-010-DesignVersusVerification.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 42 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-020-ProcessOfDesignAndVerification.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 114 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-030-TheIdeaOfTestbench.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 74 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-040-SimulationFlowBasedOnTestbench.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 242 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-050-MPITestbench.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 200 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-060-ModuleInstancePortConnection.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 154 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-070-GeneratedClockStimulus.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 26 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-080-ClockWithOtherDutyCycle.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 29 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-090-AbsoluteAndDerivedClock.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 56 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-100-SynchronousReset.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 43 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-110-AnotherSynchronousReset.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 44 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-120-SignalWaveDiagram.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 95 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-130-BuildTestbench.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 200 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-140-DynamicSelfTest.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 192 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-150-SimulationWithVCD.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 64 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-160-HDLDesignEntry.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 216 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-170-PortConnectionDemo.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 66 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-180-ReadTiming.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 146 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-190-WriteTiming.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 134 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-200-TestbenchStructure.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 182 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-210-ModesimWindow.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 285 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-220-ModesimSimulationResult.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 254 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-230-StructuralTestbench.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 243 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-240-BFMDiagram.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 137 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-250-Harness.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 180 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-260-Testcase.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 199 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-270-SingleTopTestbench.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 184 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-280-MultiTopTestbench.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 204 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-290-SingleTopTestbenchDemo.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 239 KiB

source/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-300-MultiTopTestbenchDemo.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 218 KiB