josh/vivado-202401
Archived
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

change phase comp to cordic; combine some vios

Browse Source
This commit is contained in:
josh
2023-06-15 18:39:46 +08:00
parent d7cca991f1
commit 0729aa40a3
150 changed files with 2488 additions and 5983 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/dl814_k7/dl814_k7_cal_coarse/project.tcl
+25 -19
View File
@@ -3,7 +3,7 @@
#
# project.tcl: Tcl script for re-creating project 'project'
#
# Generated by Vivado on Mon Jun 05 21:22:40 CST 2023
# Generated by Vivado on Thu Jun 15 18:37:56 CST 2023
# IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
@@ -28,7 +28,6 @@
# 3. The following remote source files that were added to the original project:-
#
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/rx_pre_process/vio_phase_comp/vio_phase_comp.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_hop/vio_hop.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/vio_manual_ctrl/vio_manual_ctrl.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/rx_pre_process/ila_rx_pre_ant/ila_rx_pre_ant.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/rx_pre_process/ila_rx_pre_sys/ila_rx_pre_sys.xci"
@@ -40,6 +39,7 @@
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/ant_rf_interface/ila_rfcontrl/ila_rfcontrl.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/ant_rf_interface/vio_ant_test/vio_ant_test.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/ant_rf_interface/vio_rfcontrl/vio_rfcontrl.xci"
# "/home/josh/Workspace/vivado-git/modules/xc7k410tffg900-2/var_cal/ip/cmpy_18x18_mult/cmpy_18x18_mult.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/ip/rx_pre_process/rom_hop_data/rom_hop_data.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ip/rx_pre_process/ram_hop_data/ram_hop_data.xci"
@@ -95,8 +95,11 @@
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/common_ipi-bd/basic_driver_bd/hdl/system_bd_wrapper.v"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/rtl/tx_pre_process.v"
# "/home/josh/Workspace/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v"
# "/home/josh/Workspace/vivado-git/modules/xc7k410tffg900-2/var_cal/rtl/var_cal.v"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/rtl/rx_pre_process/weight_vec_formatting.v"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/rtl/system_top.v"
# "/home/josh/Workspace/vivado-git/projects/dl814_k7/dl814_k7_cal_coarse/rtl/rx_pre_process/phase_compensate.v"
# "/home/josh/Workspace/vivado-git/common/trunc_32bit_to_12bit.v"
# "/home/josh/Workspace/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/coe/sweep_freq.coe"
# "/home/josh/Workspace/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/coe/hrc_64_12_025.coe"
# "/home/josh/Workspace/vivado-git/common/ApproxModuli_26bit.v"
@@ -219,15 +222,15 @@ set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_use
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "target_simulator" -value "VCS" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "91" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "91" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "91" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "92" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "92" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "92" -objects $obj
set_property -name "webtalk.modelsim_launch_sim" -value "2" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "91" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "91" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "91" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "92" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "92" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "92" -objects $obj
set_property -name "webtalk.vcs_launch_sim" -value "69" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "91" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "92" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj
# Create 'sources_1' fileset (if not found)
@@ -246,7 +249,6 @@ update_ip_catalog -rebuild
set obj [get_filesets sources_1]
set files [list \
[file normalize "${origin_dir}/ip/rx_pre_process/vio_phase_comp/vio_phase_comp.xci"] \
[file normalize "${origin_dir}/ip/vio_hop/vio_hop.xci"] \
[file normalize "${origin_dir}/ip/vio_manual_ctrl/vio_manual_ctrl.xci"] \
[file normalize "${origin_dir}/../common_ip/rx_pre_process/ila_rx_pre_ant/ila_rx_pre_ant.xci"] \
[file normalize "${origin_dir}/../common_ip/rx_pre_process/ila_rx_pre_sys/ila_rx_pre_sys.xci"] \
@@ -258,6 +260,7 @@ set files [list \
[file normalize "${origin_dir}/../common_ip/ant_rf_interface/ila_rfcontrl/ila_rfcontrl.xci"] \
[file normalize "${origin_dir}/../common_ip/ant_rf_interface/vio_ant_test/vio_ant_test.xci"] \
[file normalize "${origin_dir}/../common_ip/ant_rf_interface/vio_rfcontrl/vio_rfcontrl.xci"] \
[file normalize "${origin_dir}/../../../modules/xc7k410tffg900-2/var_cal/ip/cmpy_18x18_mult/cmpy_18x18_mult.xci"] \
[file normalize "${origin_dir}/ip/rx_pre_process/rom_hop_data/rom_hop_data.xci"] \
[file normalize "${origin_dir}/../common_ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci"] \
[file normalize "${origin_dir}/../common_ip/rx_pre_process/ram_hop_data/ram_hop_data.xci"] \
@@ -313,8 +316,11 @@ set files [list \
[file normalize "${origin_dir}/../common_ipi-bd/basic_driver_bd/hdl/system_bd_wrapper.v"] \
[file normalize "${origin_dir}/rtl/tx_pre_process.v"] \
[file normalize "${origin_dir}/../../../modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v"] \
[file normalize "${origin_dir}/../../../modules/xc7k410tffg900-2/var_cal/rtl/var_cal.v"] \
[file normalize "${origin_dir}/rtl/rx_pre_process/weight_vec_formatting.v"] \
[file normalize "${origin_dir}/rtl/system_top.v"] \
[file normalize "${origin_dir}/rtl/rx_pre_process/phase_compensate.v"] \
[file normalize "${origin_dir}/../../../common/trunc_32bit_to_12bit.v"] \
[file normalize "${origin_dir}/../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/sweep_freq.coe"] \
[file normalize "${origin_dir}/../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/hrc_64_12_025.coe"] \
[file normalize "${origin_dir}/../../../common/ApproxModuli_26bit.v"] \
@@ -337,15 +343,6 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/ip/vio_hop/vio_hop.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/ip/vio_manual_ctrl/vio_manual_ctrl.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
@@ -445,6 +442,15 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../../modules/xc7k410tffg900-2/var_cal/ip/cmpy_18x18_mult/cmpy_18x18_mult.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/ip/rx_pre_process/rom_hop_data/rom_hop_data.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]