Archived
prepare for major change in anti-jamming
resimulated dl814_k7_cal_coarse with multiple trigger and phase compensation; 将校准信号发端移植到地检新射频发送程序上,但是未合并扫频自动校准程序
This commit is contained in:
@@ -3,7 +3,7 @@
|
||||
#
|
||||
# project.tcl: Tcl script for re-creating project 'project'
|
||||
#
|
||||
# Generated by Vivado on Thu Jun 15 18:37:56 CST 2023
|
||||
# Generated by Vivado on Sun Jul 09 14:58:03 CST 2023
|
||||
# IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019
|
||||
#
|
||||
# This file contains the Vivado Tcl commands for re-creating the project to the state*
|
||||
@@ -194,7 +194,7 @@ set proj_dir [get_property directory [current_project]]
|
||||
|
||||
# Set project properties
|
||||
set obj [current_project]
|
||||
set_property -name "compxlib.modelsim_compiled_library_dir" -value "/home/josh/Mentor/CompLib/2019.1.3" -objects $obj
|
||||
set_property -name "compxlib.modelsim_compiled_library_dir" -value "/home/josh/Software/Xilinx/CompLib/Model/2019.1" -objects $obj
|
||||
set_property -name "compxlib.vcs_compiled_library_dir" -value "/home/josh/Software/Xilinx/CompLib/VCS/2019.1" -objects $obj
|
||||
set_property -name "corecontainer.enable" -value "1" -objects $obj
|
||||
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
|
||||
@@ -229,7 +229,7 @@ set_property -name "webtalk.modelsim_launch_sim" -value "2" -objects $obj
|
||||
set_property -name "webtalk.questa_export_sim" -value "92" -objects $obj
|
||||
set_property -name "webtalk.riviera_export_sim" -value "92" -objects $obj
|
||||
set_property -name "webtalk.vcs_export_sim" -value "92" -objects $obj
|
||||
set_property -name "webtalk.vcs_launch_sim" -value "69" -objects $obj
|
||||
set_property -name "webtalk.vcs_launch_sim" -value "77" -objects $obj
|
||||
set_property -name "webtalk.xsim_export_sim" -value "92" -objects $obj
|
||||
set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj
|
||||
|
||||
@@ -706,6 +706,7 @@ add_files -norecurse -fileset $obj $files
|
||||
|
||||
# Set 'sim_1' fileset properties
|
||||
set obj [get_filesets sim_1]
|
||||
set_property -name "sim_mode" -value "post-implementation" -objects $obj
|
||||
set_property -name "top" -value "tb_rx_pre_test" -objects $obj
|
||||
set_property -name "top_auto_set" -value "0" -objects $obj
|
||||
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
|
||||
|
||||
@@ -113,12 +113,24 @@ initial begin
|
||||
wait(ad9361_cal_valid);
|
||||
#1000
|
||||
hop_trigger = 1'b1;
|
||||
#100
|
||||
|
||||
#(192*200*10) // after 200us, trig again
|
||||
hop_trigger = 1'b0;
|
||||
#(19600*40-100) // after a long time, trig again
|
||||
|
||||
#(192*200*10) // after 200us, trig again
|
||||
hop_trigger = 1'b1;
|
||||
#100
|
||||
|
||||
#(192*200*10) // after 200us, trig again
|
||||
hop_trigger = 1'b0;
|
||||
|
||||
#(192*200*10) // after 200us, trig again
|
||||
hop_trigger = 1'b1;
|
||||
|
||||
#(192*200*10) // after 200us, trig again
|
||||
hop_trigger = 1'b0;
|
||||
|
||||
#(192*200*10) // after 200us, trig again
|
||||
hop_trigger = 1'b1;
|
||||
end
|
||||
|
||||
always @(posedge sys_clk) begin
|
||||
@@ -192,7 +204,8 @@ assign weight_stream_data = weight_stream_buf[FRAME_BITS-1-weight_stream_cnt];
|
||||
////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
rx_pre_process #(
|
||||
.OUTPUT_DATA_WIDTH (30 )
|
||||
.OUTPUT_DATA_WIDTH (30 ),
|
||||
.SNAPSHOT_NUM (256 )
|
||||
) u_rx_pre_process
|
||||
(
|
||||
// clock & reset
|
||||
@@ -210,6 +223,11 @@ rx_pre_process #(
|
||||
.rx_ch3_q (rx_ch3_q ),
|
||||
.rx_ch4_i (rx_ch4_i ),
|
||||
.rx_ch4_q (rx_ch4_q ),
|
||||
// input channel phase
|
||||
.phase_ch1 ('b0 ),
|
||||
.phase_ch2 ('b0 ),
|
||||
.phase_ch3 ('b0 ),
|
||||
.phase_ch4 ('b0 ),
|
||||
// ad9361 calibration interface
|
||||
.ad9361_1_cal_start (ad9361_1_cal_start ),
|
||||
.ad9361_1_cal_done (ad9361_1_cal_done ),
|
||||
|
||||
Reference in New Issue
Block a user