josh/vivado-202401
Archived
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

change online acq pn code length, change 814 online acq to the same

Browse Source 
修改了在线捕获程序的PN码长和频偏搜索步进,修改了地检发送程序的PN码长,使用对飞相控阵进行了测试,得到正确结果;将程序移植到814平台,同样能够正常工作;对地检程序(20230512),对飞程序(20230512)和814程序(20230415)进行归档
This commit is contained in:
josh
2023-05-14 12:51:10 +08:00
parent 0f97436c8f
commit c32d684223
1071 changed files with 222689 additions and 31208 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/duifei/duifei_online_acq_par/rtl/rx_dmf.v
+11 -10
View File
@@ -28,16 +28,16 @@
module rx_dmf
#(
// length of pseudorandom bit sequence, need to be a power of 2
parameter PRBS_LEN = 128,
parameter PRBS_LEN = 1024,
// interpolation of input signal, need to be a power of 2
parameter INTERP_RATE = 8,
parameter INTERP_RATE = 32,
// signal processing interpolation, need to be a power of 2
parameter PROCESS_INTERP = 2,
parameter PROCESS_INTERP = 2,
// possible position of pn code
parameter PRBS_POS = PRBS_LEN*PROCESS_INTERP,
parameter MAX_DMF_NUM = 64,
parameter DATA_I_WIDTH = 12,
parameter DATA_O_WIDTH = 18
parameter MAX_DMF_NUM = 64,
parameter DATA_I_WIDTH = 12,
parameter DATA_O_WIDTH = 18
)
(
input clk ,
@@ -51,6 +51,7 @@ module rx_dmf
input [DATA_I_WIDTH-1 : 0] din_imag ,
input [$clog2(MAX_DMF_NUM+1)-1 : 0] dmf_num ,
input dmf_continuous ,
output peak_valid ,
output last_peak_valid ,
@@ -106,7 +107,7 @@ always @(posedge clk) begin
if (rst) begin
dmf_busy_buf <= 'b0;
end
else if (cnt_dmf_num == dmf_num+1) begin
else if (cnt_dmf_num == dmf_num+1 && ~dmf_continuous) begin
// clear when output is valid
dmf_busy_buf <= 'b0;
end
@@ -200,7 +201,7 @@ assign dmf_axis_o_imag = m_axis_data_ttdata_imag;
assign dmf_o_valid = m_axis_data_tvalid_real;
// fir ip core instantiation
fir_prbs7_invert_rep2 u_dmf_real
fir_prbs10_invert_rep2 u_dmf_real
(
.aclk (clk ), // input wire aclk
.aresetn (dmf_busy ), // input aresetn
@@ -211,7 +212,7 @@ fir_prbs7_invert_rep2 u_dmf_real
.m_axis_data_tdata (m_axis_data_ttdata_real) // output wire [23 : 0] m_axis_data_tdata
);
fir_prbs7_invert_rep2 u_dmf_imag
fir_prbs10_invert_rep2 u_dmf_imag
(
.aclk (clk ), // input wire aclk
.aresetn (dmf_busy ), // input aresetn
@@ -456,7 +457,7 @@ always @(posedge clk) begin
peak_value_q_buf <= moduli_max_imag ;
peak_index_buf <= moduli_max_index;
last_peak_valid_buf<= (cnt_dmf_num == dmf_num) ? 1'b1 : 'b0;
last_peak_valid_buf<= ((cnt_dmf_num == dmf_num) && ~dmf_continuous) ? 1'b1 : 'b0;
end
else begin
peak_valid_buf <= 1'b0;