josh/vivado_pub
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 2 Wiki Activity

update adi_library to vivado 2024.1

Browse Source 
compile adi_library with latest hdl commit and vivado 2024.1
This commit is contained in:
josh
2024-06-06 11:22:50 +08:00
parent 3c6c573f6a
commit 24cc6b9ee9
695 changed files with 17906 additions and 9982 deletions
Download Patch File Download Diff File Expand all files Collapse all files
adi_library/axi_tdd/component.xml
+6 -6
View File
@@ -285,7 +285,7 @@
<spirit:parameters>
<spirit:parameter>
<spirit:name>viewChecksum</spirit:name>
<spirit:value>11c1d0ef</spirit:value>
<spirit:value>c6cc528e</spirit:value>
</spirit:parameter>
</spirit:parameters>
</spirit:view>
@@ -301,7 +301,7 @@
<spirit:parameters>
<spirit:parameter>
<spirit:name>viewChecksum</spirit:name>
<spirit:value>11c1d0ef</spirit:value>
<spirit:value>c6cc528e</spirit:value>
</spirit:parameter>
</spirit:parameters>
</spirit:view>
@@ -834,7 +834,7 @@
<spirit:file>
<spirit:name>axi_tdd.sv</spirit:name>
<spirit:fileType>systemVerilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_f31068f0</spirit:userFileType>
<spirit:userFileType>CHECKSUM_d31ab988</spirit:userFileType>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet>
@@ -980,11 +980,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_tdd</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:49:32Z</xilinx:coreCreationDateTime>
<xilinx:coreCreationDateTime>2024-06-06T03:06:20Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions>
<xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e650ae53"/>
<xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b2780fb2"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="4486eeef"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="469eb6c3"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="7e7c1c9e"/>