josh/vivado_pub
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 2 Wiki Activity

update adi_library to vivado 2024.1

Browse Source 
compile adi_library with latest hdl commit and vivado 2024.1
This commit is contained in:
josh
2024-06-06 11:22:50 +08:00
parent 3c6c573f6a
commit 24cc6b9ee9
695 changed files with 17906 additions and 9982 deletions
Download Patch File Download Diff File Expand all files Collapse all files
adi_library/util_axis_fifo_asym/component.xml
+6 -6
View File
@@ -206,7 +206,7 @@
<spirit:parameters>
<spirit:parameter>
<spirit:name>viewChecksum</spirit:name>
<spirit:value>94187aef</spirit:value>
<spirit:value>6da388ea</spirit:value>
</spirit:parameter>
</spirit:parameters>
</spirit:view>
@@ -228,7 +228,7 @@
<spirit:parameters>
<spirit:parameter>
<spirit:name>viewChecksum</spirit:name>
<spirit:value>94187aef</spirit:value>
<spirit:value>6da388ea</spirit:value>
</spirit:parameter>
</spirit:parameters>
</spirit:view>
@@ -596,7 +596,7 @@
<spirit:file>
<spirit:name>util_axis_fifo_asym.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_94187aef</spirit:userFileType>
<spirit:userFileType>CHECKSUM_6da388ea</spirit:userFileType>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet>
@@ -762,11 +762,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/util_axis_fifo_asym</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:50:07Z</xilinx:coreCreationDateTime>
<xilinx:coreCreationDateTime>2024-06-06T03:06:59Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions>
<xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e69cf0b7"/>
<xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1ba7ffa9"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="5e0743cc"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="4ac641e5"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="91f73006"/>