update adi_library to vivado 2024.1
compile adi_library with latest hdl commit and vivado 2024.1
This commit is contained in:
@@ -1,6 +1,6 @@
|
||||
// ***************************************************************************
|
||||
// ***************************************************************************
|
||||
// Copyright (C) 2014-2023 Analog Devices, Inc. All rights reserved.
|
||||
// Copyright (C) 2014-2024 Analog Devices, Inc. All rights reserved.
|
||||
//
|
||||
// In this HDL repository, there are many different and unique modules, consisting
|
||||
// of various HDL (Verilog or VHDL) components. The individual modules are
|
||||
@@ -26,7 +26,7 @@
|
||||
//
|
||||
// 2. An ADI specific BSD license, which can be found in the top level directory
|
||||
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
||||
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
||||
// https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
|
||||
// This will allow to generate bit files and not release the source code,
|
||||
// as long as it attaches to an ADI device.
|
||||
//
|
||||
@@ -52,7 +52,7 @@ module ad_mul #(
|
||||
// delay interface
|
||||
|
||||
input [(DELAY_DATA_WIDTH-1):0] ddata_in,
|
||||
output reg [(DELAY_DATA_WIDTH-1):0] ddata_out
|
||||
output reg [(DELAY_DATA_WIDTH-1):0] ddata_out = 'd0
|
||||
);
|
||||
|
||||
// internal registers
|
||||
|
||||
Reference in New Issue
Block a user