josh/vivado_pub
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 2 Wiki Activity

update adi_library to vivado 2024.1

Browse Source 
compile adi_library with latest hdl commit and vivado 2024.1
This commit is contained in:
josh
2024-06-06 11:22:50 +08:00
parent 3c6c573f6a
commit 24cc6b9ee9
695 changed files with 17906 additions and 9982 deletions
Download Patch File Download Diff File Expand all files Collapse all files
adi_library/ad463x_data_capture/ad463x_data_capture.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/ad463x_data_capture/ad463x_data_capture.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/ad463x_data_capture/ad463x_data_capture.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/ad463x_data_capture/ad463x_data_capture.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="f42ccf7b5230472aa58a5db11951bd4e"/> <Option Name="Id" Val="d23ebce51bfc492dbfe31cce812fa48e"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -154,21 +153,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -181,7 +180,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/ad463x_data_capture/component.xml
+6 -6
View File
@@ -75,7 +75,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>8bb59c43</spirit:value> <spirit:value>345b66ae</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -91,7 +91,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>8bb59c43</spirit:value> <spirit:value>345b66ae</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -235,7 +235,7 @@
<spirit:file> <spirit:file>
<spirit:name>ad463x_data_capture.v</spirit:name> <spirit:name>ad463x_data_capture.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_8bb59c43</spirit:userFileType> <spirit:userFileType>CHECKSUM_345b66ae</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -315,11 +315,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL> <xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:37:32Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:52:57Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6613ab63"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e1a8d123"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="b1e61ed1"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="b1e61ed1"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d9a2fdd9"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d9a2fdd9"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="4efac9f5"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="4efac9f5"/>
adi_library/axi_ad3552r/axi_ad3552r.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad3552r/axi_ad3552r.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad3552r/axi_ad3552r.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad3552r/axi_ad3552r.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="8678bf6b3e38452fbffeffe36cad4bce"/> <Option Name="Id" Val="1536288f7d6543de8356baa7b24c483c"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -312,21 +311,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -339,7 +338,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad3552r/axi_ad3552r_channel.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad3552r/axi_ad3552r_core.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad3552r/axi_ad3552r_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad3552r/axi_ad3552r_if_tb.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad3552r/component.xml
+35 -33
View File
@@ -257,7 +257,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>96287bb0</spirit:value> <spirit:value>b9a68d5c</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -273,7 +273,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>abc33695</spirit:value> <spirit:value>a36d9abe</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -971,30 +971,6 @@
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
<spirit:enumeration>ACTIVE_LOW</spirit:enumeration> <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -1020,7 +996,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -1028,6 +1029,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -1120,7 +1122,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad3552r.v</spirit:name> <spirit:name>axi_ad3552r.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_6bd0b0d1</spirit:userFileType> <spirit:userFileType>CHECKSUM_ab80c037</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1230,7 +1232,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -1240,7 +1242,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>DDS_DISABLE</spirit:name> <spirit:name>DDS_DISABLE</spirit:name>
@@ -1305,11 +1307,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad3552r</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad3552r</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:37:52Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:53:18Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b2efe47f"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="90fda69c"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="81a2ebd8"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="81a2ebd8"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="bafdc4f5"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="bafdc4f5"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="487fc7db"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="487fc7db"/>
adi_library/axi_ad4858/axi_ad4858.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad4858/axi_ad4858.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad4858/axi_ad4858.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad4858/axi_ad4858.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="7acdf62ce3f947118656336a8f9c9a61"/> <Option Name="Id" Val="e8b8ff13c1f44e3eac548cfacd11aed1"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -307,21 +306,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -334,7 +333,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad4858/axi_ad4858_channel.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad4858/axi_ad4858_cmos.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad4858/axi_ad4858_crc.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad4858/axi_ad4858_lvds.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad4858/component.xml
+6 -6
View File
@@ -241,7 +241,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>bc5d0f91</spirit:value> <spirit:value>7f2fbafb</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -257,7 +257,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>bae8e501</spirit:value> <spirit:value>ba51c525</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -1606,7 +1606,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad4858.v</spirit:name> <spirit:name>axi_ad4858.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_ec735744</spirit:userFileType> <spirit:userFileType>CHECKSUM_86ad6d10</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1852,11 +1852,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad4858</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad4858</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:38:12Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:53:40Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bfd99ec0"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6bc8624e"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="7a5cc8f5"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="7a5cc8f5"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f69ae847"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f69ae847"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="ba19687a"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="ba19687a"/>
adi_library/axi_ad5766/Makefile
+3 -1
View File
@@ -1,5 +1,5 @@
#################################################################################### ####################################################################################
## Copyright (c) 2018 - 2023 Analog Devices, Inc. ## Copyright (c) 2018 - 2024 Analog Devices, Inc.
### SPDX short identifier: BSD-1-Clause ### SPDX short identifier: BSD-1-Clause
## Auto-generated, do not modify! ## Auto-generated, do not modify!
#################################################################################### ####################################################################################
@@ -25,4 +25,6 @@ XILINX_DEPS += ../spi_engine/interfaces/spi_engine_offload_ctrl_rtl.xml
XILINX_LIB_DEPS += util_cdc XILINX_LIB_DEPS += util_cdc
XILINX_INTERFACE_DEPS += spi_engine/interfaces
include ../scripts/library.mk include ../scripts/library.mk
adi_library/axi_ad5766/axi_ad5766.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad5766/axi_ad5766.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad5766/axi_ad5766.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad5766/axi_ad5766.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="099ae3f8fc184560a374a4d0cb4961a3"/> <Option Name="Id" Val="48f3f85534574085ad205fa349437dc9"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -217,21 +216,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -244,7 +243,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad5766/component.xml
+35 -33
View File
@@ -492,7 +492,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>effc7a98</spirit:value> <spirit:value>1489dbfa</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -511,7 +511,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>effc7a98</spirit:value> <spirit:value>1489dbfa</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -1315,30 +1315,6 @@
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
<spirit:enumeration>ACTIVE_LOW</spirit:enumeration> <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -1364,7 +1340,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -1372,6 +1373,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -1412,7 +1414,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad5766.v</spirit:name> <spirit:name>axi_ad5766.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_285d8cd9</spirit:userFileType> <spirit:userFileType>CHECKSUM_5cb4b6c6</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1517,7 +1519,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -1527,7 +1529,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>ASYNC_SPI_CLK</spirit:name> <spirit:name>ASYNC_SPI_CLK</spirit:name>
@@ -1587,11 +1589,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL> <xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:38:31Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:54:07Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="37b737cf"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9c590714"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="282d6a1d"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="282d6a1d"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="446dad02"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="446dad02"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="89a6278e"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="89a6278e"/>
adi_library/axi_ad5766/up_ad5766_sequencer.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad7606x/axi_ad7606x.v
+22 -22
View File
@@ -1,6 +1,6 @@
// *************************************************************************** // ***************************************************************************
// *************************************************************************** // ***************************************************************************
// Copyright (C) 2023 Analog Devices, Inc. All rights reserved. // Copyright (C) 2023-2024 Analog Devices, Inc. All rights reserved.
// //
// In this HDL repository, there are many different and unique modules, consisting // In this HDL repository, there are many different and unique modules, consisting
// of various HDL (Verilog or VHDL) components. The individual modules are // of various HDL (Verilog or VHDL) components. The individual modules are
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
@@ -39,7 +39,7 @@ module axi_ad7606x #(
parameter ID = 0, parameter ID = 0,
parameter DEV_CONFIG = 0, parameter DEV_CONFIG = 0,
parameter ADC_CH_DW = 16, parameter ADC_TO_DMA_N_BITS = 16,
parameter ADC_N_BITS = 16, parameter ADC_N_BITS = 16,
parameter EXTERNAL_CLK = 0 parameter EXTERNAL_CLK = 0
) ( ) (
@@ -87,14 +87,14 @@ module axi_ad7606x #(
output adc_clk, output adc_clk,
output adc_valid, output adc_valid,
output [ADC_CH_DW-1:0] adc_data_0, output [ADC_TO_DMA_N_BITS-1:0] adc_data_0,
output [ADC_CH_DW-1:0] adc_data_1, output [ADC_TO_DMA_N_BITS-1:0] adc_data_1,
output [ADC_CH_DW-1:0] adc_data_2, output [ADC_TO_DMA_N_BITS-1:0] adc_data_2,
output [ADC_CH_DW-1:0] adc_data_3, output [ADC_TO_DMA_N_BITS-1:0] adc_data_3,
output [ADC_CH_DW-1:0] adc_data_4, output [ADC_TO_DMA_N_BITS-1:0] adc_data_4,
output [ADC_CH_DW-1:0] adc_data_5, output [ADC_TO_DMA_N_BITS-1:0] adc_data_5,
output [ADC_CH_DW-1:0] adc_data_6, output [ADC_TO_DMA_N_BITS-1:0] adc_data_6,
output [ADC_CH_DW-1:0] adc_data_7, output [ADC_TO_DMA_N_BITS-1:0] adc_data_7,
output adc_enable_0, output adc_enable_0,
output adc_enable_1, output adc_enable_1,
output adc_enable_2, output adc_enable_2,
@@ -146,7 +146,7 @@ module axi_ad7606x #(
wire [ 7:0] adc_enable; wire [ 7:0] adc_enable;
wire adc_reset_s; wire adc_reset_s;
wire [(8*ADC_CH_DW)-1:0] dma_data; wire [(8*ADC_TO_DMA_N_BITS)-1:0] dma_data;
wire dma_dvalid; wire dma_dvalid;
wire up_clk; wire up_clk;
@@ -287,13 +287,13 @@ module axi_ad7606x #(
for (k = 0;k < 8;k = k + 1) begin for (k = 0;k < 8;k = k + 1) begin
ad_datafmt #( ad_datafmt #(
.DATA_WIDTH (ADC_N_BITS), .DATA_WIDTH (ADC_N_BITS),
.BITS_PER_SAMPLE (ADC_CH_DW) .BITS_PER_SAMPLE (ADC_TO_DMA_N_BITS)
) i_datafmt ( ) i_datafmt (
.clk (adc_clk), .clk (adc_clk),
.valid (1'b1), .valid (1'b1),
.data (adc_data_s[k*ADC_N_BITS+(ADC_N_BITS-1):k*ADC_N_BITS]), .data (adc_data_s[k*ADC_N_BITS+(ADC_N_BITS-1):k*ADC_N_BITS]),
.valid_out (dma_dvalid), .valid_out (dma_dvalid),
.data_out (dma_data[k*ADC_CH_DW+(ADC_CH_DW-1):k*ADC_CH_DW]), .data_out (dma_data[k*ADC_TO_DMA_N_BITS+(ADC_TO_DMA_N_BITS-1):k*ADC_TO_DMA_N_BITS]),
.dfmt_enable (adc_dfmt_enable_s[k]), .dfmt_enable (adc_dfmt_enable_s[k]),
.dfmt_type (adc_dfmt_type_s[k]), .dfmt_type (adc_dfmt_type_s[k]),
.dfmt_se (adc_dfmt_se_s[k])); .dfmt_se (adc_dfmt_se_s[k]));
@@ -385,14 +385,14 @@ module axi_ad7606x #(
endgenerate endgenerate
assign adc_data_s = {adc_data_0_s,adc_data_1_s,adc_data_2_s,adc_data_3_s,adc_data_4_s,adc_data_5_s,adc_data_6_s,adc_data_7_s}; assign adc_data_s = {adc_data_0_s,adc_data_1_s,adc_data_2_s,adc_data_3_s,adc_data_4_s,adc_data_5_s,adc_data_6_s,adc_data_7_s};
assign adc_data_7 = dma_data[0*ADC_CH_DW+(ADC_CH_DW-1):0*ADC_CH_DW]; assign adc_data_7 = dma_data[0*ADC_TO_DMA_N_BITS+(ADC_TO_DMA_N_BITS-1):0*ADC_TO_DMA_N_BITS];
assign adc_data_6 = dma_data[1*ADC_CH_DW+(ADC_CH_DW-1):1*ADC_CH_DW]; assign adc_data_6 = dma_data[1*ADC_TO_DMA_N_BITS+(ADC_TO_DMA_N_BITS-1):1*ADC_TO_DMA_N_BITS];
assign adc_data_5 = dma_data[2*ADC_CH_DW+(ADC_CH_DW-1):2*ADC_CH_DW]; assign adc_data_5 = dma_data[2*ADC_TO_DMA_N_BITS+(ADC_TO_DMA_N_BITS-1):2*ADC_TO_DMA_N_BITS];
assign adc_data_4 = dma_data[3*ADC_CH_DW+(ADC_CH_DW-1):3*ADC_CH_DW]; assign adc_data_4 = dma_data[3*ADC_TO_DMA_N_BITS+(ADC_TO_DMA_N_BITS-1):3*ADC_TO_DMA_N_BITS];
assign adc_data_3 = dma_data[4*ADC_CH_DW+(ADC_CH_DW-1):4*ADC_CH_DW]; assign adc_data_3 = dma_data[4*ADC_TO_DMA_N_BITS+(ADC_TO_DMA_N_BITS-1):4*ADC_TO_DMA_N_BITS];
assign adc_data_2 = dma_data[5*ADC_CH_DW+(ADC_CH_DW-1):5*ADC_CH_DW]; assign adc_data_2 = dma_data[5*ADC_TO_DMA_N_BITS+(ADC_TO_DMA_N_BITS-1):5*ADC_TO_DMA_N_BITS];
assign adc_data_1 = dma_data[6*ADC_CH_DW+(ADC_CH_DW-1):6*ADC_CH_DW]; assign adc_data_1 = dma_data[6*ADC_TO_DMA_N_BITS+(ADC_TO_DMA_N_BITS-1):6*ADC_TO_DMA_N_BITS];
assign adc_data_0 = dma_data[7*ADC_CH_DW+(ADC_CH_DW-1):7*ADC_CH_DW]; assign adc_data_0 = dma_data[7*ADC_TO_DMA_N_BITS+(ADC_TO_DMA_N_BITS-1):7*ADC_TO_DMA_N_BITS];
up_adc_common #( up_adc_common #(
.ID (ID), .ID (ID),
adi_library/axi_ad7606x/axi_ad7606x.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad7606x/axi_ad7606x.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad7606x/axi_ad7606x.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="f98c19d8f31b4047a3ade4396f117f50"/> <Option Name="Id" Val="40df9cdf569447488e830fd95f23701b"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -271,21 +270,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -298,7 +297,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad7606x/axi_ad7606x_16b_pif.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad7606x/axi_ad7606x_18b_pif.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad7606x/component.xml
+25 -25
View File
@@ -301,7 +301,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>499fbfb9</spirit:value> <spirit:value>a633c222</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -317,7 +317,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>b5e2e2ed</spirit:value> <spirit:value>630b2c18</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -331,7 +331,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>c7c7b169</spirit:value> <spirit:value>3717393a</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -861,7 +861,7 @@
<spirit:wire> <spirit:wire>
<spirit:direction>out</spirit:direction> <spirit:direction>out</spirit:direction>
<spirit:vector> <spirit:vector>
<spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_CH_DW&apos;)) - 1)">15</spirit:left> <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_TO_DMA_N_BITS&apos;)) - 1)">15</spirit:left>
<spirit:right spirit:format="long">0</spirit:right> <spirit:right spirit:format="long">0</spirit:right>
</spirit:vector> </spirit:vector>
<spirit:wireTypeDefs> <spirit:wireTypeDefs>
@@ -878,7 +878,7 @@
<spirit:wire> <spirit:wire>
<spirit:direction>out</spirit:direction> <spirit:direction>out</spirit:direction>
<spirit:vector> <spirit:vector>
<spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_CH_DW&apos;)) - 1)">15</spirit:left> <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_TO_DMA_N_BITS&apos;)) - 1)">15</spirit:left>
<spirit:right spirit:format="long">0</spirit:right> <spirit:right spirit:format="long">0</spirit:right>
</spirit:vector> </spirit:vector>
<spirit:wireTypeDefs> <spirit:wireTypeDefs>
@@ -895,7 +895,7 @@
<spirit:wire> <spirit:wire>
<spirit:direction>out</spirit:direction> <spirit:direction>out</spirit:direction>
<spirit:vector> <spirit:vector>
<spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_CH_DW&apos;)) - 1)">15</spirit:left> <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_TO_DMA_N_BITS&apos;)) - 1)">15</spirit:left>
<spirit:right spirit:format="long">0</spirit:right> <spirit:right spirit:format="long">0</spirit:right>
</spirit:vector> </spirit:vector>
<spirit:wireTypeDefs> <spirit:wireTypeDefs>
@@ -912,7 +912,7 @@
<spirit:wire> <spirit:wire>
<spirit:direction>out</spirit:direction> <spirit:direction>out</spirit:direction>
<spirit:vector> <spirit:vector>
<spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_CH_DW&apos;)) - 1)">15</spirit:left> <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_TO_DMA_N_BITS&apos;)) - 1)">15</spirit:left>
<spirit:right spirit:format="long">0</spirit:right> <spirit:right spirit:format="long">0</spirit:right>
</spirit:vector> </spirit:vector>
<spirit:wireTypeDefs> <spirit:wireTypeDefs>
@@ -929,7 +929,7 @@
<spirit:wire> <spirit:wire>
<spirit:direction>out</spirit:direction> <spirit:direction>out</spirit:direction>
<spirit:vector> <spirit:vector>
<spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_CH_DW&apos;)) - 1)">15</spirit:left> <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_TO_DMA_N_BITS&apos;)) - 1)">15</spirit:left>
<spirit:right spirit:format="long">0</spirit:right> <spirit:right spirit:format="long">0</spirit:right>
</spirit:vector> </spirit:vector>
<spirit:wireTypeDefs> <spirit:wireTypeDefs>
@@ -946,7 +946,7 @@
<spirit:wire> <spirit:wire>
<spirit:direction>out</spirit:direction> <spirit:direction>out</spirit:direction>
<spirit:vector> <spirit:vector>
<spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_CH_DW&apos;)) - 1)">15</spirit:left> <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_TO_DMA_N_BITS&apos;)) - 1)">15</spirit:left>
<spirit:right spirit:format="long">0</spirit:right> <spirit:right spirit:format="long">0</spirit:right>
</spirit:vector> </spirit:vector>
<spirit:wireTypeDefs> <spirit:wireTypeDefs>
@@ -963,7 +963,7 @@
<spirit:wire> <spirit:wire>
<spirit:direction>out</spirit:direction> <spirit:direction>out</spirit:direction>
<spirit:vector> <spirit:vector>
<spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_CH_DW&apos;)) - 1)">15</spirit:left> <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_TO_DMA_N_BITS&apos;)) - 1)">15</spirit:left>
<spirit:right spirit:format="long">0</spirit:right> <spirit:right spirit:format="long">0</spirit:right>
</spirit:vector> </spirit:vector>
<spirit:wireTypeDefs> <spirit:wireTypeDefs>
@@ -980,7 +980,7 @@
<spirit:wire> <spirit:wire>
<spirit:direction>out</spirit:direction> <spirit:direction>out</spirit:direction>
<spirit:vector> <spirit:vector>
<spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_CH_DW&apos;)) - 1)">15</spirit:left> <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADC_TO_DMA_N_BITS&apos;)) - 1)">15</spirit:left>
<spirit:right spirit:format="long">0</spirit:right> <spirit:right spirit:format="long">0</spirit:right>
</spirit:vector> </spirit:vector>
<spirit:wireTypeDefs> <spirit:wireTypeDefs>
@@ -1122,9 +1122,9 @@
<spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEV_CONFIG">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEV_CONFIG">0</spirit:value>
</spirit:modelParameter> </spirit:modelParameter>
<spirit:modelParameter spirit:dataType="integer"> <spirit:modelParameter spirit:dataType="integer">
<spirit:name>ADC_CH_DW</spirit:name> <spirit:name>ADC_TO_DMA_N_BITS</spirit:name>
<spirit:displayName>Adc Ch Dw</spirit:displayName> <spirit:displayName>Adc To Dma N Bits</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADC_CH_DW">16</spirit:value> <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADC_TO_DMA_N_BITS">16</spirit:value>
</spirit:modelParameter> </spirit:modelParameter>
<spirit:modelParameter spirit:dataType="integer"> <spirit:modelParameter spirit:dataType="integer">
<spirit:name>ADC_N_BITS</spirit:name> <spirit:name>ADC_N_BITS</spirit:name>
@@ -1217,7 +1217,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad7606x.v</spirit:name> <spirit:name>axi_ad7606x.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_461f9622</spirit:userFileType> <spirit:userFileType>CHECKSUM_32b3b7fc</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1276,7 +1276,7 @@
<spirit:file> <spirit:file>
<spirit:name>xgui/axi_ad7606x_v1_0.tcl</spirit:name> <spirit:name>xgui/axi_ad7606x_v1_0.tcl</spirit:name>
<spirit:fileType>tclSource</spirit:fileType> <spirit:fileType>tclSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_3f71ec0b</spirit:userFileType> <spirit:userFileType>CHECKSUM_b9f13221</spirit:userFileType>
<spirit:userFileType>XGUI_VERSION_2</spirit:userFileType> <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
@@ -1294,9 +1294,9 @@
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_CONFIG" spirit:choiceRef="choice_pairs_5f95957e">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_CONFIG" spirit:choiceRef="choice_pairs_5f95957e">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>ADC_CH_DW</spirit:name> <spirit:name>ADC_TO_DMA_N_BITS</spirit:name>
<spirit:displayName>Adc Ch Dw</spirit:displayName> <spirit:displayName>Adc To Dma N Bits</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADC_CH_DW">16</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADC_TO_DMA_N_BITS">16</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>ADC_N_BITS</spirit:name> <spirit:name>ADC_N_BITS</spirit:name>
@@ -1351,14 +1351,14 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad7606x</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad7606x</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:38:47Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:54:24Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d8c51c8e"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ee06b4eb"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="ca30ecb6"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="52e2ee87"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e88a6568"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8453a226"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="5ea7cf2e"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="2909d2ed"/>
</xilinx:packagingInfo> </xilinx:packagingInfo>
</spirit:vendorExtensions> </spirit:vendorExtensions>
</spirit:component> </spirit:component>
adi_library/axi_ad7606x/xgui/axi_ad7606x_v1_0.tcl
+11 -11
View File
@@ -10,15 +10,6 @@ proc init_gui { IPINST } {
} }
proc update_PARAM_VALUE.ADC_CH_DW { PARAM_VALUE.ADC_CH_DW } {
# Procedure called to update ADC_CH_DW when any of the dependent parameters in the arguments change
}
proc validate_PARAM_VALUE.ADC_CH_DW { PARAM_VALUE.ADC_CH_DW } {
# Procedure called to validate ADC_CH_DW
return true
}
proc update_PARAM_VALUE.ADC_N_BITS { PARAM_VALUE.ADC_N_BITS } { proc update_PARAM_VALUE.ADC_N_BITS { PARAM_VALUE.ADC_N_BITS } {
# Procedure called to update ADC_N_BITS when any of the dependent parameters in the arguments change # Procedure called to update ADC_N_BITS when any of the dependent parameters in the arguments change
} }
@@ -28,6 +19,15 @@ proc validate_PARAM_VALUE.ADC_N_BITS { PARAM_VALUE.ADC_N_BITS } {
return true return true
} }
proc update_PARAM_VALUE.ADC_TO_DMA_N_BITS { PARAM_VALUE.ADC_TO_DMA_N_BITS } {
# Procedure called to update ADC_TO_DMA_N_BITS when any of the dependent parameters in the arguments change
}
proc validate_PARAM_VALUE.ADC_TO_DMA_N_BITS { PARAM_VALUE.ADC_TO_DMA_N_BITS } {
# Procedure called to validate ADC_TO_DMA_N_BITS
return true
}
proc update_PARAM_VALUE.DEV_CONFIG { PARAM_VALUE.DEV_CONFIG } { proc update_PARAM_VALUE.DEV_CONFIG { PARAM_VALUE.DEV_CONFIG } {
# Procedure called to update DEV_CONFIG when any of the dependent parameters in the arguments change # Procedure called to update DEV_CONFIG when any of the dependent parameters in the arguments change
} }
@@ -66,9 +66,9 @@ proc update_MODELPARAM_VALUE.DEV_CONFIG { MODELPARAM_VALUE.DEV_CONFIG PARAM_VALU
set_property value [get_property value ${PARAM_VALUE.DEV_CONFIG}] ${MODELPARAM_VALUE.DEV_CONFIG} set_property value [get_property value ${PARAM_VALUE.DEV_CONFIG}] ${MODELPARAM_VALUE.DEV_CONFIG}
} }
proc update_MODELPARAM_VALUE.ADC_CH_DW { MODELPARAM_VALUE.ADC_CH_DW PARAM_VALUE.ADC_CH_DW } { proc update_MODELPARAM_VALUE.ADC_TO_DMA_N_BITS { MODELPARAM_VALUE.ADC_TO_DMA_N_BITS PARAM_VALUE.ADC_TO_DMA_N_BITS } {
# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value # Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
set_property value [get_property value ${PARAM_VALUE.ADC_CH_DW}] ${MODELPARAM_VALUE.ADC_CH_DW} set_property value [get_property value ${PARAM_VALUE.ADC_TO_DMA_N_BITS}] ${MODELPARAM_VALUE.ADC_TO_DMA_N_BITS}
} }
proc update_MODELPARAM_VALUE.ADC_N_BITS { MODELPARAM_VALUE.ADC_N_BITS PARAM_VALUE.ADC_N_BITS } { proc update_MODELPARAM_VALUE.ADC_N_BITS { MODELPARAM_VALUE.ADC_N_BITS PARAM_VALUE.ADC_N_BITS } {
adi_library/axi_ad7616/axi_ad7616.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad7616/axi_ad7616.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad7616/axi_ad7616.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad7616/axi_ad7616.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="4b81a98c2c4b499bb28073a92284c269"/> <Option Name="Id" Val="2a16dcbbaaba4f99b114dd9d3871343c"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -175,21 +174,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -202,7 +201,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad7616/axi_ad7616_control.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad7616/axi_ad7616_pif.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad7616/component.xml
+6 -6
View File
@@ -241,7 +241,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>c191877d</spirit:value> <spirit:value>a15f1752</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -257,7 +257,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>c191877d</spirit:value> <spirit:value>a15f1752</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -798,7 +798,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad7616.v</spirit:name> <spirit:name>axi_ad7616.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_2739560c</spirit:userFileType> <spirit:userFileType>CHECKSUM_b233ad5c</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -880,11 +880,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad7616</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad7616</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:38:56Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:54:34Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ac532484"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ed2489c8"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="6614b440"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="6614b440"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3313f287"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3313f287"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="1d0290c9"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="1d0290c9"/>
adi_library/axi_ad7768/axi_ad7768.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad7768/axi_ad7768.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad7768/axi_ad7768.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad7768/axi_ad7768.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="884f6cf47a34466d8843a15b819687b9"/> <Option Name="Id" Val="2f52f28e8fa44b5481ed2bea71d9a803"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -281,21 +280,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -308,7 +307,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad7768/axi_ad7768_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad7768/component.xml
+6 -6
View File
@@ -301,7 +301,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>0214c281</spirit:value> <spirit:value>55f5cc13</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -317,7 +317,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>baa268ac</spirit:value> <spirit:value>5e795ebb</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -1446,7 +1446,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad7768.v</spirit:name> <spirit:name>axi_ad7768.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_54865af8</spirit:userFileType> <spirit:userFileType>CHECKSUM_6ab55465</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1560,11 +1560,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/ad7768</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/ad7768</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:39:13Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:54:52Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9f42b3c7"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="46450196"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="4bc981f3"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="4bc981f3"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e4476123"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e4476123"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="2a4b4927"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="2a4b4927"/>
adi_library/axi_ad777x/axi_ad777x.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad777x/axi_ad777x.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad777x/axi_ad777x.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad777x/axi_ad777x.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="8bfd791aa93e490599f044d131bc75bd"/> <Option Name="Id" Val="57933d42906c4e68b3c22cfabdeafd31"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -265,21 +264,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -292,7 +291,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad777x/axi_ad777x_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad777x/component.xml
+6 -6
View File
@@ -301,7 +301,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>7b5d4a4d</spirit:value> <spirit:value>1cd74629</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -317,7 +317,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>c5473c1f</spirit:value> <spirit:value>ab4a21cf</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -1242,7 +1242,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad777x.v</spirit:name> <spirit:name>axi_ad777x.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_c058d44e</spirit:userFileType> <spirit:userFileType>CHECKSUM_55d3d8cc</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1351,11 +1351,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/ad777x</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/ad777x</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:39:29Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:55:09Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6c8ab4b4"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bc6ae9a9"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="ae899c3e"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="ae899c3e"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3313f287"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3313f287"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="dbd96ef0"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="dbd96ef0"/>
adi_library/axi_ad9122/axi_ad9122.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9122/axi_ad9122.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad9122/axi_ad9122.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad9122/axi_ad9122.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="d9c2ae66cf6c4634bc3fcad381d3a4d9"/> <Option Name="Id" Val="5e399289b1214b2ab233f4ae4544ffb5"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -331,21 +330,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -358,7 +357,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad9122/axi_ad9122_channel.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9122/axi_ad9122_core.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9122/axi_ad9122_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9122/component.xml
+35 -33
View File
@@ -321,7 +321,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>95d72be9</spirit:value> <spirit:value>1b76da3a</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -337,7 +337,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>c583edc2</spirit:value> <spirit:value>a269442d</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -1058,30 +1058,6 @@
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
<spirit:enumeration>ACTIVE_LOW</spirit:enumeration> <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -1107,7 +1083,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -1115,6 +1116,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -1223,7 +1225,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad9122.v</spirit:name> <spirit:name>axi_ad9122.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_27052783</spirit:userFileType> <spirit:userFileType>CHECKSUM_117d2bdf</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1345,7 +1347,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -1355,7 +1357,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SERDES_OR_DDR_N</spirit:name> <spirit:name>SERDES_OR_DDR_N</spirit:name>
@@ -1460,11 +1462,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL> <xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:39:49Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:55:31Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="988ce6ed"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4b0d0aa5"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="95c116c1"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="95c116c1"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ef9a7a32"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ef9a7a32"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="1acdfef7"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="1acdfef7"/>
adi_library/axi_ad9250/axi_ad9250.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9250/axi_ad9250.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad9250/axi_ad9250.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad9250/axi_ad9250.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="09dab988e46943cc9ad0a47f5b3001f8"/> <Option Name="Id" Val="50bf6457f7a645a799cda399a6ba6657"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -161,21 +160,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -188,7 +187,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad9250/component.xml
+35 -33
View File
@@ -276,7 +276,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>8673dcf2</spirit:value> <spirit:value>a7df7a0f</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -295,7 +295,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>8673dcf2</spirit:value> <spirit:value>a7df7a0f</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -900,30 +900,6 @@
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
<spirit:enumeration>ACTIVE_LOW</spirit:enumeration> <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -949,7 +925,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -957,6 +958,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -965,7 +967,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad9250.v</spirit:name> <spirit:name>axi_ad9250.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_8673dcf2</spirit:userFileType> <spirit:userFileType>CHECKSUM_a7df7a0f</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1043,7 +1045,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -1053,7 +1055,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>Component_Name</spirit:name> <spirit:name>Component_Name</spirit:name>
@@ -1098,11 +1100,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL> <xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:40:16Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:56:00Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="86648ed2"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d5b002dc"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="c911b6ce"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="c911b6ce"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ce5c6c35"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ce5c6c35"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="ec3d6140"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="ec3d6140"/>
adi_library/axi_ad9265/axi_ad9265.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9265/axi_ad9265.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad9265/axi_ad9265.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad9265/axi_ad9265.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="8ad18344dbd04b769f94c3942194800a"/> <Option Name="Id" Val="a7ee41a31cf8462f9a6af9e11383e922"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -297,21 +296,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -324,7 +323,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad9265/axi_ad9265_channel.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9265/axi_ad9265_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9265/axi_ad9265_pnmon.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9265/component.xml
+35 -33
View File
@@ -327,7 +327,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>3e8bc828</spirit:value> <spirit:value>4aa55076</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -343,7 +343,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>d0cfa85e</spirit:value> <spirit:value>7d51211a</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -948,30 +948,6 @@
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
<spirit:enumeration>ACTIVE_LOW</spirit:enumeration> <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -997,7 +973,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -1005,6 +1006,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -1093,7 +1095,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad9265.v</spirit:name> <spirit:name>axi_ad9265.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_e418fdd8</spirit:userFileType> <spirit:userFileType>CHECKSUM_28e744c7</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1199,7 +1201,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -1209,7 +1211,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>ADC_DATAPATH_DISABLE</spirit:name> <spirit:name>ADC_DATAPATH_DISABLE</spirit:name>
@@ -1264,11 +1266,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad9265</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad9265</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:40:37Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:56:19Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9cbcdf10"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="56f37a0a"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="269205b6"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="269205b6"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="84e52892"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="84e52892"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="71f5d1d4"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="71f5d1d4"/>
adi_library/axi_ad9361/axi_ad9361.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/axi_ad9361.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad9361/axi_ad9361.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad9361/axi_ad9361.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="0e2af205f40244a6b02e93f5d878d6c0"/> <Option Name="Id" Val="a9ebb0d97cc24ed68b232de075997d67"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -451,21 +450,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -478,7 +477,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad9361/axi_ad9361_rx.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/axi_ad9361_rx_channel.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/axi_ad9361_rx_pnmon.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/axi_ad9361_tdd.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/axi_ad9361_tdd_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/axi_ad9361_tx.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/axi_ad9361_tx_channel.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/component.xml
+35 -33
View File
@@ -339,7 +339,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>2de5525c</spirit:value> <spirit:value>f7a7554b</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -355,7 +355,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>93e7a57e</spirit:value> <spirit:value>a509c859</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -1995,30 +1995,6 @@
<spirit:enumeration>EDGE_RISING</spirit:enumeration> <spirit:enumeration>EDGE_RISING</spirit:enumeration>
<spirit:enumeration>EDGE_FALLING</spirit:enumeration> <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -2044,7 +2020,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -2052,6 +2053,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -2232,7 +2234,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad9361.v</spirit:name> <spirit:name>axi_ad9361.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_c067097f</spirit:userFileType> <spirit:userFileType>CHECKSUM_dc8f7194</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -2427,7 +2429,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -2437,7 +2439,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>TDD_DISABLE</spirit:name> <spirit:name>TDD_DISABLE</spirit:name>
@@ -2588,11 +2590,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad9361</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad9361</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:41:10Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:56:54Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1c6d0847"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8aef4f29"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="16977efc"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="16977efc"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="709878f9"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="709878f9"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="c64fb77e"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="c64fb77e"/>
adi_library/axi_ad9361/intel/axi_ad9361_alt_lvds_rx.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/intel/axi_ad9361_alt_lvds_tx.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/intel/axi_ad9361_cmos_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/intel/axi_ad9361_lvds_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/intel/axi_ad9361_lvds_if_c5.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9434/axi_ad9434.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9434/axi_ad9434.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad9434/axi_ad9434.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad9434/axi_ad9434.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="101e4827ee7146f08f153b4e65ff4d83"/> <Option Name="Id" Val="a17ad77cfe3f41ed991d6ab2a8ba1f05"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -303,21 +302,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -330,7 +329,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad9434/axi_ad9434_core.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9434/axi_ad9434_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9434/axi_ad9434_pnmon.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9434/component.xml
+35 -33
View File
@@ -273,7 +273,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>fe8e998e</spirit:value> <spirit:value>20b351d1</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -289,7 +289,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>56668191</spirit:value> <spirit:value>44d67266</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -881,30 +881,6 @@
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
<spirit:enumeration>ACTIVE_LOW</spirit:enumeration> <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -930,7 +906,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -938,6 +939,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -1030,7 +1032,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad9434.v</spirit:name> <spirit:name>axi_ad9434.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_abffd711</spirit:userFileType> <spirit:userFileType>CHECKSUM_1da28368</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1136,7 +1138,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -1146,7 +1148,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>IODELAY_ENABLE</spirit:name> <spirit:name>IODELAY_ENABLE</spirit:name>
@@ -1201,11 +1203,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL> <xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:41:27Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:57:13Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ac5de1aa"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fbc57ac1"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="e578f71b"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="e578f71b"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d9b67764"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d9b67764"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="4f89d200"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="4f89d200"/>
adi_library/axi_ad9467/axi_ad9467.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9467/axi_ad9467.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad9467/axi_ad9467.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad9467/axi_ad9467.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="9154f683a44a4e9d90ee17fa6aa1f5b5"/> <Option Name="Id" Val="78853f00e64648e4aa40a722f08679f8"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -290,21 +289,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -317,7 +316,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad9467/axi_ad9467_channel.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9467/axi_ad9467_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9467/axi_ad9467_pnmon.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9467/component.xml
+35 -33
View File
@@ -305,7 +305,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>565f585b</spirit:value> <spirit:value>621abec9</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -321,7 +321,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>4cefe2bf</spirit:value> <spirit:value>11495b81</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -913,30 +913,6 @@
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
<spirit:enumeration>ACTIVE_LOW</spirit:enumeration> <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -962,7 +938,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -970,6 +971,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -1054,7 +1056,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad9467.v</spirit:name> <spirit:name>axi_ad9467.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_f69b9b05</spirit:userFileType> <spirit:userFileType>CHECKSUM_1726d5bd</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1156,7 +1158,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -1166,7 +1168,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>IO_DELAY_GROUP</spirit:name> <spirit:name>IO_DELAY_GROUP</spirit:name>
@@ -1221,11 +1223,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad9467</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad9467</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:41:45Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:57:32Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bf549e79"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7b02f07a"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="7ae9c1bf"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="7ae9c1bf"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="464ea88e"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="464ea88e"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="c1c8014a"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="c1c8014a"/>
adi_library/axi_ad9625/axi_ad9625.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9625/axi_ad9625.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad9625/axi_ad9625.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad9625/axi_ad9625.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="efe6639b30544af796eb52e6f433f60e"/> <Option Name="Id" Val="1d39e2676c5245c6b25845b85620fb53"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -283,21 +282,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -310,7 +309,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad9625/axi_ad9625_channel.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9625/axi_ad9625_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9625/axi_ad9625_pnmon.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9625/component.xml
+35 -33
View File
@@ -295,7 +295,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>195caded</spirit:value> <spirit:value>69ef1960</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -311,7 +311,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>881c06b9</spirit:value> <spirit:value>52bfbe75</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -939,30 +939,6 @@
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
<spirit:enumeration>ACTIVE_LOW</spirit:enumeration> <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -988,7 +964,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -996,6 +997,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -1076,7 +1078,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad9625.v</spirit:name> <spirit:name>axi_ad9625.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_2272f51d</spirit:userFileType> <spirit:userFileType>CHECKSUM_96270da9</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1174,7 +1176,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -1184,7 +1186,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>DELAY_REFCLK_FREQUENCY</spirit:name> <spirit:name>DELAY_REFCLK_FREQUENCY</spirit:name>
@@ -1234,11 +1236,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL> <xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:42:01Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:57:50Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="09f82cb1"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a78cd55b"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="a6bcbdf3"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="a6bcbdf3"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="57bcb657"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="57bcb657"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="a2beb0a2"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="a2beb0a2"/>
adi_library/axi_ad9671/axi_ad9671.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9671/axi_ad9671.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad9671/axi_ad9671.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad9671/axi_ad9671.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="83fa3bc6a0c64a17864db5ab0aac6807"/> <Option Name="Id" Val="1d25ff68992242da8223a1638403aeca"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -283,21 +282,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -310,7 +309,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
adi_library/axi_ad9671/axi_ad9671_channel.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9671/axi_ad9671_if.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9671/axi_ad9671_pnmon.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9671/component.xml
+35 -33
View File
@@ -241,7 +241,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>9d552b9e</spirit:value> <spirit:value>502399df</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -257,7 +257,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>d3400fb9</spirit:value> <spirit:value>07cb76b6</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
@@ -892,30 +892,6 @@
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
<spirit:enumeration>ACTIVE_LOW</spirit:enumeration> <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_00ecfe9a</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_19f99f31</spirit:name> <spirit:name>choice_pairs_19f99f31</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
@@ -941,7 +917,32 @@
<spirit:enumeration spirit:text="versal">4</spirit:enumeration> <spirit:enumeration spirit:text="versal">4</spirit:enumeration>
</spirit:choice> </spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_pairs_fc01a186</spirit:name> <spirit:name>choice_pairs_a6e6e044</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="rf">1</spirit:enumeration>
<spirit:enumeration spirit:text="fl">2</spirit:enumeration>
<spirit:enumeration spirit:text="ff">3</spirit:enumeration>
<spirit:enumeration spirit:text="fb">4</spirit:enumeration>
<spirit:enumeration spirit:text="hc">5</spirit:enumeration>
<spirit:enumeration spirit:text="fh">6</spirit:enumeration>
<spirit:enumeration spirit:text="cs">7</spirit:enumeration>
<spirit:enumeration spirit:text="cp">8</spirit:enumeration>
<spirit:enumeration spirit:text="ft">9</spirit:enumeration>
<spirit:enumeration spirit:text="fg">10</spirit:enumeration>
<spirit:enumeration spirit:text="sb">11</spirit:enumeration>
<spirit:enumeration spirit:text="rb">12</spirit:enumeration>
<spirit:enumeration spirit:text="rs">13</spirit:enumeration>
<spirit:enumeration spirit:text="cl">14</spirit:enumeration>
<spirit:enumeration spirit:text="sf">15</spirit:enumeration>
<spirit:enumeration spirit:text="ba">16</spirit:enumeration>
<spirit:enumeration spirit:text="fa">17</spirit:enumeration>
<spirit:enumeration spirit:text="fs">18</spirit:enumeration>
<spirit:enumeration spirit:text="fi">19</spirit:enumeration>
<spirit:enumeration spirit:text="vs">20</spirit:enumeration>
<spirit:enumeration spirit:text="ls">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>choice_pairs_a897e79d</spirit:name>
<spirit:enumeration spirit:text="Unknown">0</spirit:enumeration> <spirit:enumeration spirit:text="Unknown">0</spirit:enumeration>
<spirit:enumeration spirit:text="artix">1</spirit:enumeration> <spirit:enumeration spirit:text="artix">1</spirit:enumeration>
<spirit:enumeration spirit:text="kintex">2</spirit:enumeration> <spirit:enumeration spirit:text="kintex">2</spirit:enumeration>
@@ -949,6 +950,7 @@
<spirit:enumeration spirit:text="zynq">4</spirit:enumeration> <spirit:enumeration spirit:text="zynq">4</spirit:enumeration>
<spirit:enumeration spirit:text="versalprime">5</spirit:enumeration> <spirit:enumeration spirit:text="versalprime">5</spirit:enumeration>
<spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration> <spirit:enumeration spirit:text="versalaicore">6</spirit:enumeration>
<spirit:enumeration spirit:text="versalpremium">7</spirit:enumeration>
</spirit:choice> </spirit:choice>
</spirit:choices> </spirit:choices>
<spirit:fileSets> <spirit:fileSets>
@@ -1029,7 +1031,7 @@
<spirit:file> <spirit:file>
<spirit:name>axi_ad9671.v</spirit:name> <spirit:name>axi_ad9671.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_8448a1fc</spirit:userFileType> <spirit:userFileType>CHECKSUM_68264b06</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
@@ -1127,7 +1129,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>FPGA_FAMILY</spirit:name> <spirit:name>FPGA_FAMILY</spirit:name>
<spirit:displayName>Fpga Family</spirit:displayName> <spirit:displayName>Fpga Family</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_fc01a186">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FPGA_FAMILY" spirit:choiceRef="choice_pairs_a897e79d">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>SPEED_GRADE</spirit:name> <spirit:name>SPEED_GRADE</spirit:name>
@@ -1137,7 +1139,7 @@
<spirit:parameter> <spirit:parameter>
<spirit:name>DEV_PACKAGE</spirit:name> <spirit:name>DEV_PACKAGE</spirit:name>
<spirit:displayName>Dev Package</spirit:displayName> <spirit:displayName>Dev Package</spirit:displayName>
<spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_00ecfe9a">0</spirit:value> <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEV_PACKAGE" spirit:choiceRef="choice_pairs_a6e6e044">0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter> <spirit:parameter>
<spirit:name>QUAD_OR_DUAL_N</spirit:name> <spirit:name>QUAD_OR_DUAL_N</spirit:name>
@@ -1187,11 +1189,11 @@
<xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName> <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
<xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad9671</xilinx:vendorURL> <xilinx:vendorURL>https://wiki.analog.com/resources/fpga/docs/axi_ad9671</xilinx:vendorURL>
<xilinx:coreRevision>1</xilinx:coreRevision> <xilinx:coreRevision>1</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2024-01-14T03:42:18Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2024-06-06T02:58:08Z</xilinx:coreCreationDateTime>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2023.2.1</xilinx:xilinxVersion> <xilinx:xilinxVersion>2024.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fcaaa44c"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d6713915"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="b25aeb89"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="b25aeb89"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ab8069cd"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ab8069cd"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="cae3341b"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="cae3341b"/>
adi_library/axi_ad9684/axi_ad9684.v
+1 -1
View File
@@ -26,7 +26,7 @@
// //
// 2. An ADI specific BSD license, which can be found in the top level directory // 2. An ADI specific BSD license, which can be found in the top level directory
// of this repository (LICENSE_ADIBSD), and also on-line at: // of this repository (LICENSE_ADIBSD), and also on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD // https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code, // This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device. // as long as it attaches to an ADI device.
// //
adi_library/axi_ad9684/axi_ad9684.xpr
+13 -14
View File
@@ -1,13 +1,13 @@
<?xml version="1.0" encoding="UTF-8"?> <?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2.1 (64-bit) --> <!-- Product Version: Vivado v2024.1 (64-bit) -->
<!-- --> <!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. --> <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. --> <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. -->
<Project Product="Vivado" Version="7" Minor="65" Path="/home/josh/tmp/hdl/library/axi_ad9684/axi_ad9684.xpr"> <Project Product="Vivado" Version="7" Minor="67" Path="/home/josh/Downloads/hdl/library/axi_ad9684/axi_ad9684.xpr">
<DefaultLaunch Dir="$PRUNDIR"/> <DefaultLaunch Dir="$PRUNDIR"/>
<Configuration> <Configuration>
<Option Name="Id" Val="80d64ccf9ba3428bb45c8132f00d00a7"/> <Option Name="Id" Val="b69fc401a57e415c95841e91fc2c2bad"/>
<Option Name="Part" Val="xc7vx485tffg1157-1"/> <Option Name="Part" Val="xc7vx485tffg1157-1"/>
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
<Option Name="CompiledLibDirXSim" Val=""/> <Option Name="CompiledLibDirXSim" Val=""/>
@@ -29,12 +29,12 @@
<Option Name="SimulatorGccInstallDirVCS" Val=""/> <Option Name="SimulatorGccInstallDirVCS" Val=""/>
<Option Name="SimulatorGccInstallDirRiviera" Val=""/> <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
<Option Name="SimulatorGccInstallDirActiveHdl" Val=""/> <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
<Option Name="SimulatorVersionXsim" Val="2023.2"/> <Option Name="SimulatorVersionXsim" Val="2024.1"/>
<Option Name="SimulatorVersionModelSim" Val="2023.2"/> <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
<Option Name="SimulatorVersionQuesta" Val="2023.2"/> <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
<Option Name="SimulatorVersionXcelium" Val="23.03.002"/> <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
<Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/> <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
<Option Name="SimulatorVersionRiviera" Val="2022.10"/> <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
<Option Name="SimulatorVersionActiveHdl" Val="14.1"/> <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
<Option Name="SimulatorGccVersionXsim" Val="9.3.0"/> <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
<Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/> <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
@@ -59,7 +59,6 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/> <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="0"/> <Option Name="WTXSimLaunchSim" Val="0"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
@@ -303,21 +302,21 @@
<Option Name="Description" Val="Riviera-PRO Simulator"/> <Option Name="Description" Val="Riviera-PRO Simulator"/>
</Simulator> </Simulator>
</Simulators> </Simulators>
<Runs Version="1" Minor="21"> <Runs Version="1" Minor="22">
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1"> <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"> <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
<Desc>Vivado Synthesis Defaults</Desc> <Desc>Vivado Synthesis Defaults</Desc>
</StratHandle> </StratHandle>
<Step Id="synth_design"/> <Step Id="synth_design"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/> <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1"> <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1157-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
<Strategy Version="1" Minor="2"> <Strategy Version="1" Minor="2">
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"> <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
<Desc>Default settings for Implementation.</Desc> <Desc>Default settings for Implementation.</Desc>
</StratHandle> </StratHandle>
<Step Id="init_design"/> <Step Id="init_design"/>
@@ -330,7 +329,7 @@
<Step Id="post_route_phys_opt_design"/> <Step Id="post_route_phys_opt_design"/>
<Step Id="write_bitstream"/> <Step Id="write_bitstream"/>
</Strategy> </Strategy>
<ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/> <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
<RQSFiles/> <RQSFiles/>
</Run> </Run>

Some files were not shown because too many files have changed in this diff Show More