initial commit, add dds_par module
This commit is contained in:
@@ -0,0 +1,23 @@
|
||||
####################################################################################
|
||||
## Copyright (c) 2018 - 2023 Analog Devices, Inc.
|
||||
### SPDX short identifier: BSD-1-Clause
|
||||
## Auto-generated, do not modify!
|
||||
####################################################################################
|
||||
|
||||
LIBRARY_NAME := axi_logic_analyzer
|
||||
|
||||
GENERIC_DEPS += ../common/ad_rst.v
|
||||
GENERIC_DEPS += ../common/up_axi.v
|
||||
GENERIC_DEPS += ../common/up_xfer_cntrl.v
|
||||
GENERIC_DEPS += ../common/up_xfer_status.v
|
||||
GENERIC_DEPS += axi_logic_analyzer.v
|
||||
GENERIC_DEPS += axi_logic_analyzer_reg.v
|
||||
GENERIC_DEPS += axi_logic_analyzer_trigger.v
|
||||
|
||||
XILINX_DEPS += ../xilinx/common/ad_rst_constr.xdc
|
||||
XILINX_DEPS += ../xilinx/common/up_xfer_cntrl_constr.xdc
|
||||
XILINX_DEPS += ../xilinx/common/up_xfer_status_constr.xdc
|
||||
XILINX_DEPS += axi_logic_analyzer_constr.xdc
|
||||
XILINX_DEPS += axi_logic_analyzer_ip.tcl
|
||||
|
||||
include ../scripts/library.mk
|
||||
Reference in New Issue
Block a user