josh/vivado-202304
Archived
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

update gitignore and project recreation script

Browse Source
This commit is contained in:
josh
2023-03-21 13:15:08 +08:00
parent 70bd6f5681
commit 655bd60c2f
191 changed files with 304 additions and 16483 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.tcl → projects/datalink_814/dl814_k7/project/dl814_k7_cmos.tcl
+123 -163
View File
@@ -3,7 +3,7 @@
#
# dl814_k7_cmos.tcl: Tcl script for re-creating project 'dl814_k7_cmos'
#
# Generated by Vivado on Sun Mar 19 20:23:56 +0800 2023
# Generated by Vivado on Tue Mar 21 11:22:53 +0800 2023
# IP Build 2633630 on Wed Sep 4 12:30:14 MDT 2019
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
@@ -102,7 +102,6 @@
# "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v"
# "D:/vivado-git/projects/datalink_814/dl814_k7/rtl/rx_pre_process/weight_vec_formatting.v"
# "D:/vivado-git/projects/datalink_814/dl814_k7/rtl/system_top.v"
# "D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xci"
# "D:/vivado-git/projects/datalink_814/dl814_k7/rtl/rx_pre_process/ad9361_phase_cal_coarse.v"
# "D:/vivado-git/projects/datalink_814/dl814_k7/ip/transmitter/coe/GaussFir_12m.coe"
# "D:/vivado-git/projects/datalink_814/dl814_k7/ip/transmitter/coe/Gaussfir_1p5m.coe"
@@ -110,7 +109,6 @@
# "D:/vivado-git/projects/datalink_814/dl814_k7/ip/transmitter/coe/data_1m5.coe"
# "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/coe/hrc_64_12_025.coe"
# "D:/vivado-git/modules/xc7k410tffg900-2/tx_qpsk/ip/coe/sweep_freq.coe"
# "D:/vivado-git/projects/datalink_814/dl814_k7/ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci"
# "D:/vivado-git/projects/datalink_814/dl814_k7/constraints/k7401t_ad9516_2ad9361_physical.xdc"
# "D:/vivado-git/projects/datalink_814/dl814_k7/constraints/k7410t_ad9516_2ad9361_timing.xdc"
#
@@ -181,7 +179,7 @@ if { $::argc > 0 } {
}
# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"
set orig_proj_dir "[file normalize "$origin_dir/dl814_k7_cmos"]"
# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7k410tffg900-2
@@ -233,7 +231,7 @@ if {[string equal [get_filesets -quiet sources_1] ""]} {
# Set IP repository paths
set obj [get_filesets sources_1]
set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../../../adi_library"]" $obj
set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../../adi_library"]" $obj
# Rebuild user ip_repo's index before adding any source files
update_ip_catalog -rebuild
@@ -241,94 +239,93 @@ update_ip_catalog -rebuild
# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
[file normalize "${origin_dir}/../../ip/vio_manual_ctrl/vio_manual_ctrl.xci"] \
[file normalize "${origin_dir}/../../ip/ila_rx_pre/ila_rx_pre.xci"] \
[file normalize "${origin_dir}/../../ip/vio_cal/vio_cal.xci"] \
[file normalize "${origin_dir}/../../ip/ila_cal/ila_cal.xci"] \
[file normalize "${origin_dir}/../../ip/ila_tx_rx/ila_tx_rx.xci"] \
[file normalize "${origin_dir}/../../ip/vio_ant_rd/vio_ant_rd.xci"] \
[file normalize "${origin_dir}/../../ip/vio_rf_rd/vio_rf_rd.xci"] \
[file normalize "${origin_dir}/../../ip/ila_AntCtrl/ila_AntCtrl.xci"] \
[file normalize "${origin_dir}/../../ip/ila_rfcontrl/ila_rfcontrl.xci"] \
[file normalize "${origin_dir}/../../ip/vio_ant_test/vio_ant_test.xci"] \
[file normalize "${origin_dir}/../../ip/vio_rfcontrl/vio_rfcontrl.xci"] \
[file normalize "${origin_dir}/../../ip/vio_clk_ld_rd/vio_clk_ld_rd.xci"] \
[file normalize "${origin_dir}/../../ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci"] \
[file normalize "${origin_dir}/../../ip/rx_pre_process/ram_hop_data/ram_hop_data.xci"] \
[file normalize "${origin_dir}/../../ip/rx_pre_process/fifo_weight_cdc/fifo_weight_cdc.xci"] \
[file normalize "${origin_dir}/../../ip/rx_pre_process/fifo_accor_cdc/fifo_accor_cdc.xci"] \
[file normalize "${origin_dir}/../../ip/rx_pre_process/add_s24_s32_s32/add_s24_s32_s32.xci"] \
[file normalize "${origin_dir}/../../ip/rx_pre_process/cmpy_12x12/cmpy_12x12.xci"] \
[file normalize "${origin_dir}/../../ip/rx_pre_process/atan2_16b/atan2_16b.xci"] \
[file normalize "${origin_dir}/../../ip/rx_pre_process/rotate_16b/rotate_16b.xci"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/ad9361_mapping/ip/ad9361_fifo/ad9361_fifo.xci"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci"] \
[file normalize "${origin_dir}/../../ip/transmitter/COSLUT_10_16bit/COSLUT_10_16bit.xci"] \
[file normalize "${origin_dir}/../../ip/transmitter/GaussFir_12m/GaussFir_12m.xci"] \
[file normalize "${origin_dir}/../../ip/transmitter/data_1p5m/data_1p5m.xci"] \
[file normalize "${origin_dir}/../../ip/transmitter/GaussFir_1mp5/GaussFir_1mp5.xci"] \
[file normalize "${origin_dir}/../../ip/ant_rf_interface/fifo_AntCtrl/fifo_AntCtrl.xci"] \
[file normalize "${origin_dir}/../../ipi-bds/system_bd/system_bd.bd"] \
[file normalize "${origin_dir}/../../ip/ant_clk_gen_stg2/ant_clk_gen_stg2.xci"] \
[file normalize "${origin_dir}/../../ip/ant_clk_gen_stg1/ant_clk_gen_stg1.xci"] \
[file normalize "${origin_dir}/../../ip/ad9361_clk_gen/ad9361_clk_gen.xci"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/ADF4351_2.v"] \
[file normalize "${origin_dir}/../../rtl/transmitter/AddrtoWaveform.v"] \
[file normalize "${origin_dir}/../../../../../common/ApproxModuli_26bit.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/FRAC1.v"] \
[file normalize "${origin_dir}/../../rtl/transmitter/GMSK_send.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/INT_ROMb.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/R_CAL_1.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/R_CAL_2.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/R_CAL_3.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/R_CAL_4.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/Sisyif.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/T_CAL.v"] \
[file normalize "${origin_dir}/../../rtl/rx_pre_process/accor_mat_formatting.v"] \
[file normalize "${origin_dir}/../../rtl/rx_pre_process/accum_cmplx_mat.v"] \
[file normalize "${origin_dir}/../../rtl/rx_pre_process/acorr_cmplx_col_vec.v"] \
[file normalize "${origin_dir}/../../rtl/rx_pre_process/ad9361_phase_cal_fine.v"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/ad9361_mapping/rtl/ad9361_rx_map_cmos_dual.v"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/ad9361_mapping/rtl/ad9361_tx_map_cmos_dual.v"] \
[file normalize "${origin_dir}/../../../../../common/adder_tree_ppl.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/adf4371_a.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/adf4371_b.v"] \
[file normalize "${origin_dir}/../../rtl/ant_rf_ctrl.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/band_rom_a.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/band_rom_b.v"] \
[file normalize "${origin_dir}/../../rtl/clk_dist.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/ds18b20_temp.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/frac2_rom.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/fre_caliatt.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/mgc_ctrl.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/mod2_rom.v"] \
[file normalize "${origin_dir}/../../rtl/rx_pre_process/rx_pre_process.v"] \
[file normalize "${origin_dir}/../../rtl/rx_pre_process/spatial_filter.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/spi_master.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/spi_salve.v"] \
[file normalize "${origin_dir}/../../rtl/Sisyif_src/spi_tx.v"] \
[file normalize "${origin_dir}/../../ipi-bds/system_bd/hdl/system_bd_wrapper.v"] \
[file normalize "${origin_dir}/../../rtl/transmitter/tx_control.v"] \
[file normalize "${origin_dir}/../../rtl/tx_pre_process.v"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v"] \
[file normalize "${origin_dir}/../../rtl/rx_pre_process/weight_vec_formatting.v"] \
[file normalize "${origin_dir}/../../rtl/system_top.v"] \
[file normalize "${origin_dir}/../../ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xci"] \
[file normalize "${origin_dir}/../../rtl/rx_pre_process/ad9361_phase_cal_coarse.v"] \
[file normalize "${origin_dir}/../../ip/transmitter/coe/GaussFir_12m.coe"] \
[file normalize "${origin_dir}/../../ip/transmitter/coe/Gaussfir_1p5m.coe"] \
[file normalize "${origin_dir}/../../ip/transmitter/coe/cos_8192_18bit.coe"] \
[file normalize "${origin_dir}/../../ip/transmitter/coe/data_1m5.coe"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/hrc_64_12_025.coe"] \
[file normalize "${origin_dir}/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/sweep_freq.coe"] \
[file normalize "${origin_dir}/../ip/vio_manual_ctrl/vio_manual_ctrl.xci"] \
[file normalize "${origin_dir}/../ip/ila_rx_pre/ila_rx_pre.xci"] \
[file normalize "${origin_dir}/../ip/vio_cal/vio_cal.xci"] \
[file normalize "${origin_dir}/../ip/ila_cal/ila_cal.xci"] \
[file normalize "${origin_dir}/../ip/ila_tx_rx/ila_tx_rx.xci"] \
[file normalize "${origin_dir}/../ip/vio_ant_rd/vio_ant_rd.xci"] \
[file normalize "${origin_dir}/../ip/vio_rf_rd/vio_rf_rd.xci"] \
[file normalize "${origin_dir}/../ip/ila_AntCtrl/ila_AntCtrl.xci"] \
[file normalize "${origin_dir}/../ip/ila_rfcontrl/ila_rfcontrl.xci"] \
[file normalize "${origin_dir}/../ip/vio_ant_test/vio_ant_test.xci"] \
[file normalize "${origin_dir}/../ip/vio_rfcontrl/vio_rfcontrl.xci"] \
[file normalize "${origin_dir}/../ip/vio_clk_ld_rd/vio_clk_ld_rd.xci"] \
[file normalize "${origin_dir}/../ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci"] \
[file normalize "${origin_dir}/../ip/rx_pre_process/ram_hop_data/ram_hop_data.xci"] \
[file normalize "${origin_dir}/../ip/rx_pre_process/fifo_weight_cdc/fifo_weight_cdc.xci"] \
[file normalize "${origin_dir}/../ip/rx_pre_process/fifo_accor_cdc/fifo_accor_cdc.xci"] \
[file normalize "${origin_dir}/../ip/rx_pre_process/add_s24_s32_s32/add_s24_s32_s32.xci"] \
[file normalize "${origin_dir}/../ip/rx_pre_process/cmpy_12x12/cmpy_12x12.xci"] \
[file normalize "${origin_dir}/../ip/rx_pre_process/atan2_16b/atan2_16b.xci"] \
[file normalize "${origin_dir}/../ip/rx_pre_process/rotate_16b/rotate_16b.xci"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/ad9361_mapping/ip/ad9361_fifo/ad9361_fifo.xci"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci"] \
[file normalize "${origin_dir}/../ip/transmitter/COSLUT_10_16bit/COSLUT_10_16bit.xci"] \
[file normalize "${origin_dir}/../ip/transmitter/GaussFir_12m/GaussFir_12m.xci"] \
[file normalize "${origin_dir}/../ip/transmitter/data_1p5m/data_1p5m.xci"] \
[file normalize "${origin_dir}/../ip/transmitter/GaussFir_1mp5/GaussFir_1mp5.xci"] \
[file normalize "${origin_dir}/../ip/ant_rf_interface/fifo_AntCtrl/fifo_AntCtrl.xci"] \
[file normalize "${origin_dir}/../ipi-bds/system_bd/system_bd.bd"] \
[file normalize "${origin_dir}/../ip/ant_clk_gen_stg2/ant_clk_gen_stg2.xci"] \
[file normalize "${origin_dir}/../ip/ant_clk_gen_stg1/ant_clk_gen_stg1.xci"] \
[file normalize "${origin_dir}/../ip/ad9361_clk_gen/ad9361_clk_gen.xci"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/ADF4351_2.v"] \
[file normalize "${origin_dir}/../rtl/transmitter/AddrtoWaveform.v"] \
[file normalize "${origin_dir}/../../../../common/ApproxModuli_26bit.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/FRAC1.v"] \
[file normalize "${origin_dir}/../rtl/transmitter/GMSK_send.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/INT_ROMb.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/R_CAL_1.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/R_CAL_2.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/R_CAL_3.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/R_CAL_4.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/Sisyif.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/T_CAL.v"] \
[file normalize "${origin_dir}/../rtl/rx_pre_process/accor_mat_formatting.v"] \
[file normalize "${origin_dir}/../rtl/rx_pre_process/accum_cmplx_mat.v"] \
[file normalize "${origin_dir}/../rtl/rx_pre_process/acorr_cmplx_col_vec.v"] \
[file normalize "${origin_dir}/../rtl/rx_pre_process/ad9361_phase_cal_fine.v"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/ad9361_mapping/rtl/ad9361_rx_map_cmos_dual.v"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/ad9361_mapping/rtl/ad9361_tx_map_cmos_dual.v"] \
[file normalize "${origin_dir}/../../../../common/adder_tree_ppl.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/adf4371_a.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/adf4371_b.v"] \
[file normalize "${origin_dir}/../rtl/ant_rf_ctrl.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/band_rom_a.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/band_rom_b.v"] \
[file normalize "${origin_dir}/../rtl/clk_dist.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/ds18b20_temp.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/frac2_rom.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/fre_caliatt.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/mgc_ctrl.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/mod2_rom.v"] \
[file normalize "${origin_dir}/../rtl/rx_pre_process/rx_pre_process.v"] \
[file normalize "${origin_dir}/../rtl/rx_pre_process/spatial_filter.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/spi_master.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/spi_salve.v"] \
[file normalize "${origin_dir}/../rtl/Sisyif_src/spi_tx.v"] \
[file normalize "${origin_dir}/../ipi-bds/system_bd/hdl/system_bd_wrapper.v"] \
[file normalize "${origin_dir}/../rtl/transmitter/tx_control.v"] \
[file normalize "${origin_dir}/../rtl/tx_pre_process.v"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/rtl/tx_qpsk.v"] \
[file normalize "${origin_dir}/../rtl/rx_pre_process/weight_vec_formatting.v"] \
[file normalize "${origin_dir}/../rtl/system_top.v"] \
[file normalize "${origin_dir}/../rtl/rx_pre_process/ad9361_phase_cal_coarse.v"] \
[file normalize "${origin_dir}/../ip/transmitter/coe/GaussFir_12m.coe"] \
[file normalize "${origin_dir}/../ip/transmitter/coe/Gaussfir_1p5m.coe"] \
[file normalize "${origin_dir}/../ip/transmitter/coe/cos_8192_18bit.coe"] \
[file normalize "${origin_dir}/../ip/transmitter/coe/data_1m5.coe"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/hrc_64_12_025.coe"] \
[file normalize "${origin_dir}/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/coe/sweep_freq.coe"] \
]
add_files -norecurse -fileset $obj $files
# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../../ip/vio_manual_ctrl/vio_manual_ctrl.xci"
set file "$origin_dir/../ip/vio_manual_ctrl/vio_manual_ctrl.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -337,7 +334,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/ila_rx_pre/ila_rx_pre.xci"
set file "$origin_dir/../ip/ila_rx_pre/ila_rx_pre.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -346,7 +343,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/vio_cal/vio_cal.xci"
set file "$origin_dir/../ip/vio_cal/vio_cal.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -355,7 +352,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/ila_cal/ila_cal.xci"
set file "$origin_dir/../ip/ila_cal/ila_cal.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -364,7 +361,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/ila_tx_rx/ila_tx_rx.xci"
set file "$origin_dir/../ip/ila_tx_rx/ila_tx_rx.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -373,7 +370,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/vio_ant_rd/vio_ant_rd.xci"
set file "$origin_dir/../ip/vio_ant_rd/vio_ant_rd.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -382,7 +379,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/vio_rf_rd/vio_rf_rd.xci"
set file "$origin_dir/../ip/vio_rf_rd/vio_rf_rd.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -391,7 +388,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/ila_AntCtrl/ila_AntCtrl.xci"
set file "$origin_dir/../ip/ila_AntCtrl/ila_AntCtrl.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -400,7 +397,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/ila_rfcontrl/ila_rfcontrl.xci"
set file "$origin_dir/../ip/ila_rfcontrl/ila_rfcontrl.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -409,7 +406,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/vio_ant_test/vio_ant_test.xci"
set file "$origin_dir/../ip/vio_ant_test/vio_ant_test.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -418,7 +415,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/vio_rfcontrl/vio_rfcontrl.xci"
set file "$origin_dir/../ip/vio_rfcontrl/vio_rfcontrl.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -427,7 +424,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/vio_clk_ld_rd/vio_clk_ld_rd.xci"
set file "$origin_dir/../ip/vio_clk_ld_rd/vio_clk_ld_rd.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -436,7 +433,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci"
set file "$origin_dir/../ip/rx_pre_process/cmpy_16x12/cmpy_16x12.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -445,7 +442,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/rx_pre_process/ram_hop_data/ram_hop_data.xci"
set file "$origin_dir/../ip/rx_pre_process/ram_hop_data/ram_hop_data.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -454,7 +451,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/rx_pre_process/fifo_weight_cdc/fifo_weight_cdc.xci"
set file "$origin_dir/../ip/rx_pre_process/fifo_weight_cdc/fifo_weight_cdc.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -463,7 +460,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/rx_pre_process/fifo_accor_cdc/fifo_accor_cdc.xci"
set file "$origin_dir/../ip/rx_pre_process/fifo_accor_cdc/fifo_accor_cdc.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -472,7 +469,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/rx_pre_process/add_s24_s32_s32/add_s24_s32_s32.xci"
set file "$origin_dir/../ip/rx_pre_process/add_s24_s32_s32/add_s24_s32_s32.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -481,7 +478,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/rx_pre_process/cmpy_12x12/cmpy_12x12.xci"
set file "$origin_dir/../ip/rx_pre_process/cmpy_12x12/cmpy_12x12.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -490,7 +487,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/rx_pre_process/atan2_16b/atan2_16b.xci"
set file "$origin_dir/../ip/rx_pre_process/atan2_16b/atan2_16b.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -499,7 +496,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/rx_pre_process/rotate_16b/rotate_16b.xci"
set file "$origin_dir/../ip/rx_pre_process/rotate_16b/rotate_16b.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -508,7 +505,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/ad9361_mapping/ip/ad9361_fifo/ad9361_fifo.xci"
set file "$origin_dir/../../../../modules/xc7k410tffg900-2/ad9361_mapping/ip/ad9361_fifo/ad9361_fifo.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -517,7 +514,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci"
set file "$origin_dir/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/cmpy_18x8/cmpy_18x8.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -526,7 +523,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci"
set file "$origin_dir/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/dds_32b_8b/dds_32b_8b.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -535,7 +532,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci"
set file "$origin_dir/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hop_rom/hop_rom.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -544,7 +541,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci"
set file "$origin_dir/../../../../modules/xc7k410tffg900-2/tx_qpsk/ip/hrc_64_12_025/hrc_64_12_025.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -553,7 +550,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/transmitter/COSLUT_10_16bit/COSLUT_10_16bit.xci"
set file "$origin_dir/../ip/transmitter/COSLUT_10_16bit/COSLUT_10_16bit.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -562,7 +559,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/transmitter/GaussFir_12m/GaussFir_12m.xci"
set file "$origin_dir/../ip/transmitter/GaussFir_12m/GaussFir_12m.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -571,7 +568,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/transmitter/data_1p5m/data_1p5m.xci"
set file "$origin_dir/../ip/transmitter/data_1p5m/data_1p5m.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -580,7 +577,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/transmitter/GaussFir_1mp5/GaussFir_1mp5.xci"
set file "$origin_dir/../ip/transmitter/GaussFir_1mp5/GaussFir_1mp5.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -589,7 +586,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/ant_rf_interface/fifo_AntCtrl/fifo_AntCtrl.xci"
set file "$origin_dir/../ip/ant_rf_interface/fifo_AntCtrl/fifo_AntCtrl.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -598,12 +595,12 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ipi-bds/system_bd/system_bd.bd"
set file "$origin_dir/../ipi-bds/system_bd/system_bd.bd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "registered_with_manager" -value "1" -objects $file_obj
set file "$origin_dir/../../ip/ant_clk_gen_stg2/ant_clk_gen_stg2.xci"
set file "$origin_dir/../ip/ant_clk_gen_stg2/ant_clk_gen_stg2.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -612,7 +609,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/ant_clk_gen_stg1/ant_clk_gen_stg1.xci"
set file "$origin_dir/../ip/ant_clk_gen_stg1/ant_clk_gen_stg1.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -621,16 +618,7 @@ if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/ad9361_clk_gen/ad9361_clk_gen.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set file "$origin_dir/../../ip/ant_rf_interface/selectio_lvds_tx/selectio_lvds_tx.xci"
set file "$origin_dir/../ip/ad9361_clk_gen/ad9361_clk_gen.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
@@ -647,34 +635,6 @@ if { ![get_property "is_locked" $file_obj] } {
set obj [get_filesets sources_1]
set_property -name "top" -value "system_top" -objects $obj
# Set IP repository paths
set obj [get_filesets selectio_lvds_rx]
set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../../../adi_library"]" $obj
# Rebuild user ip_repo's index before adding any source files
update_ip_catalog -rebuild
# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
[file normalize "${origin_dir}/../../ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci"] \
]
add_files -norecurse -fileset $obj $files
# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../../ip/ant_rf_interface/selectio_lvds_rx/selectio_lvds_rx.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
# Set 'sources_1' fileset file properties for local files
# None
# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
create_fileset -constrset constrs_1
@@ -684,17 +644,17 @@ if {[string equal [get_filesets -quiet constrs_1] ""]} {
set obj [get_filesets constrs_1]
# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../constraints/k7401t_ad9516_2ad9361_physical.xdc"]"
set file "[file normalize "$origin_dir/../constraints/k7401t_ad9516_2ad9361_physical.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/../../constraints/k7401t_ad9516_2ad9361_physical.xdc"
set file "$origin_dir/../constraints/k7401t_ad9516_2ad9361_physical.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../constraints/k7410t_ad9516_2ad9361_timing.xdc"]"
set file "[file normalize "$origin_dir/../constraints/k7410t_ad9516_2ad9361_timing.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/../../constraints/k7410t_ad9516_2ad9361_timing.xdc"
set file "$origin_dir/../constraints/k7410t_ad9516_2ad9361_timing.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/SDK.log
+42
View File
@@ -0,0 +1,42 @@
09:57:25 INFO : Registering command handlers for SDK TCF services
09:57:26 INFO : Launching XSCT server: xsct.bat -interactive D:\vivado-git\projects\datalink_814\dl814_k7\project\dl814_k7_cmos\dl814_k7_cmos.sdk\temp_xsdb_launch_script.tcl
09:57:28 INFO : XSCT server has started successfully.
09:57:28 INFO : Successfully done setting XSCT server connection channel
09:57:28 INFO : Successfully done setting SDK workspace
09:57:28 INFO : Processing command line option -hwspec D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf.
19:31:28 INFO : Registering command handlers for SDK TCF services
19:31:28 INFO : Launching XSCT server: xsct.bat -interactive D:\vivado-git\projects\datalink_814\dl814_k7\project\dl814_k7_cmos\dl814_k7_cmos.sdk\temp_xsdb_launch_script.tcl
19:31:30 INFO : XSCT server has started successfully.
19:31:30 INFO : Successfully done setting XSCT server connection channel
19:31:30 INFO : Successfully done setting SDK workspace
19:31:30 INFO : Processing command line option -hwspec D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf.
19:31:30 INFO : Checking for hwspec changes in the project system_top_hw_platform_0.
19:31:32 INFO : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679225293444, Project:1679157891000
19:31:32 INFO : The hardware specification for project 'system_top_hw_platform_0' is different from D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf.
19:31:32 INFO : Copied contents of D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf into \system_top_hw_platform_0\system.hdf.
19:31:32 INFO : Synchronizing projects in the workspace with the hardware platform specification changes.
19:31:33 INFO :
19:31:35 INFO :
19:31:36 INFO : Updating hardware inferred compiler options for dl814_cmos_41M6.
19:31:37 INFO : Updating hardware inferred compiler options for dl814_cmos_48M.
19:31:37 INFO : Clearing existing target manager status.
19:31:37 INFO : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:31:38 WARN : Linker script will not be updated automatically. Users need to update it manually.
20:23:42 INFO : Registering command handlers for SDK TCF services
20:23:43 INFO : Launching XSCT server: xsct.bat -interactive D:\vivado-git\projects\datalink_814\dl814_k7\project\dl814_k7_cmos\dl814_k7_cmos.sdk\temp_xsdb_launch_script.tcl
20:23:45 INFO : XSCT server has started successfully.
20:23:45 INFO : Successfully done setting XSCT server connection channel
20:23:45 INFO : Successfully done setting SDK workspace
20:23:45 INFO : Processing command line option -hwspec D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf.
20:23:45 INFO : Checking for hwspec changes in the project system_top_hw_platform_0.
20:23:47 INFO : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679228606893, Project:1679225293444
20:23:47 INFO : The hardware specification for project 'system_top_hw_platform_0' is different from D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf.
20:23:47 INFO : Copied contents of D:/vivado-git/projects/datalink_814/dl814_k7/project/dl814_k7_cmos/dl814_k7_cmos.sdk/system_top.hdf into \system_top_hw_platform_0\system.hdf.
20:23:47 INFO : Synchronizing projects in the workspace with the hardware platform specification changes.
20:23:49 INFO :
20:23:51 INFO :
20:23:53 INFO : Updating hardware inferred compiler options for dl814_cmos_41M6.
20:23:53 INFO : Updating hardware inferred compiler options for dl814_cmos_48M.
20:23:53 INFO : Clearing existing target manager status.
20:23:53 INFO : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:23:56 WARN : Linker script will not be updated automatically. Users need to update it manually.